Por favor, use este identificador para citar o enlazar a este item:
http://hdl.handle.net/10261/84656
COMPARTIR / EXPORTAR:
SHARE BASE | |
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |
Campo DC | Valor | Lengua/Idioma |
---|---|---|
dc.contributor.author | Camuñas-Mesa, Luis A. | - |
dc.contributor.author | Perez-Carrasco, J. A. | - |
dc.contributor.author | Zamarreño-Ramos, Carlos | - |
dc.contributor.author | Serrano-Gotarredona, Teresa | - |
dc.contributor.author | Linares-Barranco, Bernabé | - |
dc.date.accessioned | 2013-10-21T12:00:02Z | - |
dc.date.available | 2013-10-21T12:00:02Z | - |
dc.date.issued | 2010 | - |
dc.identifier | doi: 10.1109/IJCNN.2010.5596366 | - |
dc.identifier | isbn: 978-1-4244-6916-1 | - |
dc.identifier.citation | International Joint Conference on Neural Networks (IJCNN): 1-8 (2010) | - |
dc.identifier.uri | http://hdl.handle.net/10261/84656 | - |
dc.description.abstract | This paper summarizes how Convolutional Neural Networks (ConvNets) can be implemented in hardware using Spiking neural network Address-Event-Representation (AER) technology, for sophisticated pattern and object recognition tasks operating at mili second delay throughputs. Although such hardware would require hundreds of individual convolutional modules and thus is presently not yet available, we discuss methods and technologies for implementing it in the near future. On the other hand, we provide precise behavioral simulations of large scale spiking AER convolutional hardware and evaluate its performance, by using performance figures of already available AER convolution chips fed with real sensory data obtained from physically available AER motion retina chips. We provide simulation results of systems trained for people recognition, showing recognition delays of a few miliseconds from stimulus onset. ConvNets show good up scaling behavior and possibilities for being implemented efficiently with new nano scale hybrid CMOS/nonCMOS technologies. | - |
dc.language.iso | eng | - |
dc.publisher | Institute of Electrical and Electronics Engineers | - |
dc.rights | closedAccess | - |
dc.title | Neocortical frame-free vision sensing and processing through scalable Spiking ConvNet hardware | - |
dc.type | comunicación de congreso | - |
dc.identifier.doi | 10.1109/IJCNN.2010.5596366 | - |
dc.date.updated | 2013-10-21T12:00:02Z | - |
dc.description.version | Peer Reviewed | - |
dc.type.coar | http://purl.org/coar/resource_type/c_5794 | es_ES |
item.openairetype | comunicación de congreso | - |
item.languageiso639-1 | en | - |
item.fulltext | No Fulltext | - |
item.grantfulltext | none | - |
item.cerifentitytype | Publications | - |
item.openairecristype | http://purl.org/coar/resource_type/c_18cf | - |
Aparece en las colecciones: | (IMSE-CNM) Libros y partes de libros |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | |
---|---|---|---|---|
accesoRestringido.pdf | 15,38 kB | Adobe PDF | Visualizar/Abrir |
CORE Recommender
Page view(s)
334
checked on 11-may-2024
Download(s)
116
checked on 11-may-2024
Google ScholarTM
Check
Altmetric
Altmetric
NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.