Por favor, use este identificador para citar o enlazar a este item:
http://hdl.handle.net/10261/85443
COMPARTIR / EXPORTAR:
SHARE CORE BASE | |
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |
Título: | VLSI implementations of threshold logic-a comprehensive survey |
Autor: | Beiu, V.; Quintana, J. M. CSIC ORCID; Avedillo, María J. CSIC ORCID | Fecha de publicación: | 2003 | Editor: | Institute of Electrical and Electronics Engineers | Citación: | IEEE Transactions on Neural Networks 14(5): 1217-1243 (2003) | Resumen: | This paper is an in-depth review on silicon implementations of threshold logic gates that covers several decades. In this paper, we will mention early MOS threshold logic solutions and detail numerous very-large-scale integration (VLSI) implementations including capacitive (switched capacitor and floating gate with their variations), conductance/current (pseudo-nMOS and output-wired-inverters, including a plethora of solutions evolved from them), as well as many differential solutions. At the end, we will briefly mention other implementations, e.g., based on negative resistance devices and on single electron technologies. | URI: | http://hdl.handle.net/10261/85443 | DOI: | 10.1109/TNN.2003.816365 | Identificadores: | doi: 10.1109/TNN.2003.816365 issn: 1045-9227 e-issn: 1941-0093 |
Aparece en las colecciones: | (IMSE-CNM) Artículos |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | |
---|---|---|---|---|
accesoRestringido.pdf | 15,38 kB | Adobe PDF | Visualizar/Abrir |
CORE Recommender
SCOPUSTM
Citations
204
checked on 20-may-2024
WEB OF SCIENCETM
Citations
159
checked on 21-feb-2024
Page view(s)
299
checked on 22-may-2024
Download(s)
101
checked on 22-may-2024
Google ScholarTM
Check
Altmetric
Altmetric
NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.