Por favor, use este identificador para citar o enlazar a este item:
http://hdl.handle.net/10261/83526
COMPARTIR / EXPORTAR:
SHARE CORE BASE | |
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |
Campo DC | Valor | Lengua/Idioma |
---|---|---|
dc.contributor.author | Zamarreño-Ramos, Carlos | - |
dc.contributor.author | Serrano-Gotarredona, Teresa | - |
dc.contributor.author | Linares-Barranco, Bernabé | - |
dc.date.accessioned | 2013-10-08T08:08:39Z | - |
dc.date.available | 2013-10-08T08:08:39Z | - |
dc.date.issued | 2012 | - |
dc.identifier | doi: 10.1109/TBCAS.2012.2186136 | - |
dc.identifier | issn: 1932-4545 | - |
dc.identifier | e-issn: 1940-9990 | - |
dc.identifier.citation | IEEE Transactions on Biomedical Circuits and Systems 6(5): 486-497 (2012) | - |
dc.identifier.uri | http://hdl.handle.net/10261/83526 | - |
dc.description.abstract | This paper presents a low power switchable current mode driver/receiver I/O pair for high speed serial transmission of asynchronous address event representation (AER) information. The sparse nature of AER packets (also called events) allows driver/receiver bias currents to be switched off to save power. The on/off times must be lower than the bit time to minimize the latency introduced by the switching mechanism. Using this technique, the link power consumption can be scaled down with the event rate without compromising the maximum system throughput. The proposed technique has been implemented on a typical push/pull low voltage differential signaling (LVDS) circuit, but it can easily be extended to other widely used current mode standards, such as current mode logic (CML) or low-voltage positive emitter-coupled logic (LVPECL). A proof of concept prototype has been fabricated in 0.35μm CMOS incorporating the proposed driver/receiver pair along with a previously reported switchable serializer/deserializer scheme. At a 500 Mbps bit rate, the maximum event rate is 11 Mevent/s for 32-bit events. In this situation, current consumption is 7.5 mA and 9.6 mA for the driver and receiver, respectively, while differential voltage amplitude is pm 300 mV. However, if event rate is lower than 20-30 Kevent/s, current consumption has a floor of 270μ A for the driver and 570μA for the receiver. The measured ON/OFF switching times are in the order of 1 ns. The serial link could be operated at up to 710 Mbps bit rate, resulting in a maximum 32-bit event rate of 15 Mevent/s. This is the same peak event rate as that obtained with the same SerDes circuits and a non-switched driver/receiver pair. © 2012 IEEE. | - |
dc.language.iso | eng | - |
dc.publisher | Institute of Electrical and Electronics Engineers | - |
dc.rights | closedAccess | - |
dc.title | A 0.35 μm sub-ns wake-up time ON-OFF switchable LVDS driver-receiver chip I/O pad pair for rate-dependent power saving in AER bit-serial links | - |
dc.type | artículo | - |
dc.identifier.doi | 10.1109/TBCAS.2012.2186136 | - |
dc.date.updated | 2013-10-08T08:08:39Z | - |
dc.description.version | Peer Reviewed | - |
dc.type.coar | http://purl.org/coar/resource_type/c_6501 | es_ES |
item.cerifentitytype | Publications | - |
item.openairecristype | http://purl.org/coar/resource_type/c_18cf | - |
item.grantfulltext | none | - |
item.openairetype | artículo | - |
item.fulltext | No Fulltext | - |
item.languageiso639-1 | en | - |
Aparece en las colecciones: | (IMSE-CNM) Artículos |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | |
---|---|---|---|---|
accesoRestringido.pdf | 15,38 kB | Adobe PDF | Visualizar/Abrir |
CORE Recommender
SCOPUSTM
Citations
13
checked on 02-may-2024
WEB OF SCIENCETM
Citations
11
checked on 27-feb-2024
Page view(s)
415
checked on 04-may-2024
Download(s)
113
checked on 04-may-2024
Google ScholarTM
Check
Altmetric
Altmetric
NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.