English   español  
Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/92908
Compartir / Impacto:
Estadísticas
Add this article to your Mendeley library MendeleyBASE
Citado 0 veces en Web of Knowledge®  |  Ver citas en Google académico
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar otros formatos: Exportar EndNote (RIS)Exportar EndNote (RIS)Exportar EndNote (RIS)
Título

Novel pipeline architectures based on Negative Differential Resistance devices

Autor Núñez, Juan ; Avedillo, M. J. ; Quintana, J. M.
Palabras clave Negative Differential Resistance (NDR)
Monostable to Bistable Logic Elements (MOBILE)
MOS-NDR
Fine-grain pipeline
Fecha de publicación 2013
EditorElsevier
Citación Microelectronics Journal 44(9): 807-813 (2013)
ResumenDevices exhibiting Negative Differential Resistance (NDR) in their I-V characteristic are attractive from the design point of view and circuits exploiting it have been reported showing advantages in terms of performance and/or cost. In particular, logic circuits based on the monostable to bistable operating principle can be built from the operation of two series connected NDR devices with a clocked bias. Monostable to Bistable Logic Element (MOBILE) gates allow compact implementation of complex logic function like threshold gates and are very suitable for the implementation of latch-free fine grained pipelines. This pipelining relies on the self-latching feature of MOBILE operation. Conventionally, MOBILE gates are operated in a gate level pipelined fashion using a four-phase overlapped clock scheme. However other simpler, and higher through-output interconnection schemes are possible. This paper describes latch-free MOBILE pipeline architectures with a single clock and with a two phase clock scheme which strongly rely on distinctive characteristics of the MOBILE operating principle. Both the proposed architectures are analyzed and experimentally validated. The fabricated circuits use a well-known transistor NDR circuit (MOS-NDR) and an efficient MOBILE gate topology built on its basis. Both solutions are compared and their distinctive characteristics with respect to domino based solutions are pointed out. © 2013 Elsevier Ltd.
URI http://hdl.handle.net/10261/92908
DOI10.1016/j.mejo.2013.06.012
Identificadoresdoi: 10.1016/j.mejo.2013.06.012
issn: 0026-2692
Aparece en las colecciones: (IMSE-CNM) Artículos
Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
accesoRestringido.pdf15,38 kBAdobe PDFVista previa
Visualizar/Abrir
Mostrar el registro completo
 



NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.