English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/87088
Share/Impact:
Statistics
logo share SHARE   Add this article to your Mendeley library MendeleyBASE
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

DC FieldValueLanguage
dc.contributor.authorZamarreño-Ramos, Carlos-
dc.contributor.authorSerrano-Gotarredona, Teresa-
dc.contributor.authorLinares-Barranco, Bernabé-
dc.date.accessioned2013-11-20T10:07:46Z-
dc.date.available2013-11-20T10:07:46Z-
dc.date.issued2009-
dc.identifier.citationXXIV Conference on Design of Circuits and Integrated Systems (2009)-
dc.identifier.urihttp://hdl.handle.net/10261/87088-
dc.descriptionComunicación presentada al: "DCIS'09" celebrado en Zaragoza y organizado por la Universidad de Zaragoza (Unizar) del 18 al 20 de Noviembre del 2009.-
dc.description.abstractThis paper presents the design and simulation of an LVDS transceiver intended to be used in serial AER links. Traditional implementations of LVDS serial interfaces require a continuous data flow between the transmitter and the receiver to keep the synchronization. However, the serial AER-LVDS interface proposed in [2] operates in a burst mode, having long times of silence without data transmission. This can be used to reduce the power consumption by switching off the LVDS circuitry during the pauses. Moreover, a fast recovery time after pauses must be achieved to not slow down the interface operation. The transceiver was designed in a 90 nm technology. Extensive simulations have been performed demonstrating a 1 Gbps data rate operation for all corners in post-layout simulations. Driver and receiver take up an area of 100x215 m2 and 100x140 m2 respectively.-
dc.description.sponsorshipThis work was supported by EU grant 216777 (NABAB), Spanish grant TEC2006-11730-C03-01 (SAMANTA II) and the local administration from Andalucía grant P06-TIC-01417 (Brain System). CZR was supported by a FPU grant from the Spanish Ministry of Education.-
dc.language.isoeng-
dc.rightsopenAccess-
dc.titleLow power LVDS transceiver for AER links with burst mode operation capability-
dc.typecomunicación de congreso-
dc.relation.publisherversionhttp://dcis2009.unizar.es/-
dc.date.updated2013-11-20T10:07:46Z-
dc.description.versionPeer Reviewed-
Appears in Collections:(IMSE-CNM) Comunicaciones congresos
Files in This Item:
File Description SizeFormat 
Low power.pdf653,03 kBAdobe PDFThumbnail
View/Open
Show simple item record
 


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.