English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/86902
Share/Impact:
Statistics
logo share SHARE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:
Title

3D multi-layer vision architecture for surveillance and reconnaissance applications

AuthorsFöldesy, P.; Carmona-Galán, R. ; Zarandy, A.; Rekeczky, Csaba; Rodríguez-Vázquez, Ángel ; Roska, Tamás
Issue Date2009
PublisherInstitute of Electrical and Electronics Engineers
CitationEuropean Conference on Circuit Theory and Design: 185-188 (2009)
AbstractThe architecture and the design details of a multilayer combined mixed-signal and digital sensor-processor array chip is shown. The processor layers are fabricated with 3D integration technology, and the sensor layer is integrated via bump bonding technology. The chip is constructed of a 320 x 240 sensor array layer, closely coupled with a 160 x 120 mixed-signal processor array layer, a digital frame buffer layer, and an 8 x 8 digital fovea processor array layer. The chip is designed to solve image registration and feature extraction above 1000FPS.
DescriptionTrabajo presentado al ECCTD celebrado en Antalya (Turquia) del 23 al 27 de agosto de 2009.
Publisher version (URL)http://dx.doi.org/10.1109/ECCTD.2009.5274944
URIhttp://hdl.handle.net/10261/86902
DOI10.1109/ECCTD.2009.5274944
Identifiersdoi: 10.1109/ECCTD.2009.5274944
isbn: 978-1-4244-3896-9
Appears in Collections:(IMSE-CNM) Libros y partes de libros
Files in This Item:
File Description SizeFormat 
3D multi-layer.pdf458,49 kBAdobe PDFThumbnail
View/Open
Show full item record
Review this work
 

Related articles:


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.