Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/86692
COMPARTIR / EXPORTAR:
logo share SHARE BASE
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE

Invitar a revisión por pares abierta
Campo DC Valor Lengua/Idioma
dc.contributor.authorBrox, Piedad-
dc.contributor.authorSánchez-Solano, Santiago-
dc.contributor.authorBaturone, Iluminada-
dc.date.accessioned2013-11-14T11:03:50Z-
dc.date.available2013-11-14T11:03:50Z-
dc.date.issued2007-
dc.identifier.citationXXII Conference on Design of Circuits and Integrated Systems (2007)-
dc.identifier.urihttp://hdl.handle.net/10261/86692-
dc.descriptionComunicación presentada al "DCIS 2007" celebrada en Sevilla del 21 al 23 de Noviembre de 2007.-
dc.description.abstractThis paper surveys the hardware implementation of a de-interlacing algorithm on Field-Programmable Technology for real-time processing. The algorithm presented evaluates the level of motion at each pixel, and determines the interpolation between a spatial and a temporal method according to the presence of motion. To achieve it the algorithm employs an hierarchical structure with three simple fuzzy systems. The first one performs a set of fuzzy rules to apply reasoning in order to detect motion; the second one selects the most convenient direction to implement an edge-dependent line average method; and the third one is used to choose the most adequate temporal method. The hardware implementation of this algorithm combines pipeline architecture with a parallel processing of fuzzy rules to accelerate the computation. As result an efficient implementation is developed in terms of computational time and hardware cost.-
dc.language.isoeng-
dc.rightsopenAccess-
dc.titleFPGA-based implementation of a fuzzy motion adaptive de-interlacing algorithm-
dc.typecomunicación de congreso-
dc.relation.publisherversionhttp://www2.imse-cnm.csic.es/dcis07/-
dc.date.updated2013-11-14T11:03:50Z-
dc.description.versionPeer Reviewed-
dc.type.coarhttp://purl.org/coar/resource_type/c_5794es_ES
item.fulltextWith Fulltext-
item.languageiso639-1en-
item.openairecristypehttp://purl.org/coar/resource_type/c_18cf-
item.openairetypecomunicación de congreso-
item.cerifentitytypePublications-
item.grantfulltextopen-
Aparece en las colecciones: (IMSE-CNM) Comunicaciones congresos
Ficheros en este ítem:
Fichero Descripción Tamaño Formato
FPGA-based.pdf258,44 kBAdobe PDFVista previa
Visualizar/Abrir
Show simple item record

CORE Recommender

Page view(s)

218
checked on 23-abr-2024

Download(s)

204
checked on 23-abr-2024

Google ScholarTM

Check


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.