Por favor, use este identificador para citar o enlazar a este item:
http://hdl.handle.net/10261/86692
COMPARTIR / EXPORTAR:
SHARE BASE | |
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |
Campo DC | Valor | Lengua/Idioma |
---|---|---|
dc.contributor.author | Brox, Piedad | - |
dc.contributor.author | Sánchez-Solano, Santiago | - |
dc.contributor.author | Baturone, Iluminada | - |
dc.date.accessioned | 2013-11-14T11:03:50Z | - |
dc.date.available | 2013-11-14T11:03:50Z | - |
dc.date.issued | 2007 | - |
dc.identifier.citation | XXII Conference on Design of Circuits and Integrated Systems (2007) | - |
dc.identifier.uri | http://hdl.handle.net/10261/86692 | - |
dc.description | Comunicación presentada al "DCIS 2007" celebrada en Sevilla del 21 al 23 de Noviembre de 2007. | - |
dc.description.abstract | This paper surveys the hardware implementation of a de-interlacing algorithm on Field-Programmable Technology for real-time processing. The algorithm presented evaluates the level of motion at each pixel, and determines the interpolation between a spatial and a temporal method according to the presence of motion. To achieve it the algorithm employs an hierarchical structure with three simple fuzzy systems. The first one performs a set of fuzzy rules to apply reasoning in order to detect motion; the second one selects the most convenient direction to implement an edge-dependent line average method; and the third one is used to choose the most adequate temporal method. The hardware implementation of this algorithm combines pipeline architecture with a parallel processing of fuzzy rules to accelerate the computation. As result an efficient implementation is developed in terms of computational time and hardware cost. | - |
dc.language.iso | eng | - |
dc.rights | openAccess | - |
dc.title | FPGA-based implementation of a fuzzy motion adaptive de-interlacing algorithm | - |
dc.type | comunicación de congreso | - |
dc.relation.publisherversion | http://www2.imse-cnm.csic.es/dcis07/ | - |
dc.date.updated | 2013-11-14T11:03:50Z | - |
dc.description.version | Peer Reviewed | - |
dc.type.coar | http://purl.org/coar/resource_type/c_5794 | es_ES |
item.fulltext | With Fulltext | - |
item.languageiso639-1 | en | - |
item.openairecristype | http://purl.org/coar/resource_type/c_18cf | - |
item.openairetype | comunicación de congreso | - |
item.cerifentitytype | Publications | - |
item.grantfulltext | open | - |
Aparece en las colecciones: | (IMSE-CNM) Comunicaciones congresos |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | |
---|---|---|---|---|
FPGA-based.pdf | 258,44 kB | Adobe PDF | Visualizar/Abrir |
CORE Recommender
Page view(s)
218
checked on 23-abr-2024
Download(s)
204
checked on 23-abr-2024
Google ScholarTM
Check
NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.