English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/85694
Share/Impact:
Statistics
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

Title

Low-voltage CMOS subthreshold log-domain filtering

AuthorsSerra-Graells, Francesc ; Huertas-Díaz, J. L.
Issue Date17-Oct-2005
PublisherInstitute of Electrical and Electronics Engineers
CitationIEEE Transactions on Circuits and Systems I: Regular Papers 52(10): 2090-2100 (2005)
AbstractThis paper presents both a complete set of very low-voltage basic building blocks and a compact design methodology for log filtering in standard or even digital CMOS technologies. The new proposals are based on an alternative translinear loop principle for the MOSFET operating in its subthreshold region. Three different sets of complete basic building blocks are proposed along with all required auxiliary circuitry and a specific matrix design procedure to obtain stable and compact filter implementations. Also, all-MOS filter implementations following these circuit techniques are studied. Simulated and experimental examples are given at 1-V supply voltage for 1.2- and 0.35-μm CMOS technologies. The resulting circuit techniques are suitable to integrate very low-voltage low-power system-on-a-chip audio applications, such as hearing aids, in standard CMOS technologies. © 2005 IEEE.
Publisher version (URL)http://doi.org/10.1109/TCSI.2005.853256
URIhttp://hdl.handle.net/10261/85694
DOI10.1109/TCSI.2005.853256
Identifiersissn: 1549-8328
Appears in Collections:(IMB-CNM) Artículos
(IMSE-CNM) Artículos
Files in This Item:
File Description SizeFormat 
accesoRestringido.pdf15,38 kBAdobe PDFThumbnail
View/Open
Show full item record
Review this work
 

Related articles:


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.