English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/85693
Share/Impact:
Statistics
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

Title

Low-voltage CMOS subthreshold log amplification and AGC

AuthorsSerra-Graells, Francesc ; Huertas-Díaz, J. L.
KeywordsLow-Voltage
CMOS
Subthreshold
Analog
Companding
Log
Amplification
AGC
1V
Issue Date4-Feb-2005
PublisherInstitute of Electrical and Electronics Engineers
CitationIEE Proceedings Circuits, Devices and Systems 152(1): 61-70 (2005)
AbstractA new very-low-voltage CMOS circuit strategy is presented for amplifying and AGC stages. Voltage supply scaling is optimised through the combination of log companding and the MOSFET operating in subthreshold. Based on this idea, a complete set of CMOS basic building blocks is proposed for programmable amplifiers and AGC circuits. Simulated and experimental results are reported at IV supply to demonstrate the validity of the proposed techniques for the design of low-voltage audio systems-on-chip, such as hearing aids. © IEE, 2005.
Publisher version (URL)http://doi.org/10.1049/ip-cds:20041003
URIhttp://hdl.handle.net/10261/85693
DOI10.1049/ip-cds:20041003
Identifiersissn: 1350-2409
Appears in Collections:(IMB-CNM) Artículos
(IMSE-CNM) Artículos
Files in This Item:
File Description SizeFormat 
accesoRestringido.pdf15,38 kBAdobe PDFThumbnail
View/Open
Show full item record
Review this work
 

Related articles:


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.