English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/85271
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:


A modem in CMOS technology for data communication on the low-voltage power line

AuthorsGuerra, Oscar ; Domínguez-Matas, Carlos ; Escalera, Sara ; García-González, José Manuel ; Liñán-Cembrano, G. ; Río, Rocío del; Delgado-Restituto, Manuel ; Rodríguez-Vázquez, Ángel
Issue Date2003
CitationIntegration, the VLSI Journal 36(4): 229-236 (2003)
AbstractThis paper presents a CMOS 0.8 μm mixed-signal half-duplex Modem ASIC for data transmission on the low-voltage power line. It includes all the analog circuitry needed for input interfacing and modulation/demodulation (low-noise amplifier, PLL-based frequency synthesis, tunable filter banks, and decision circuitry), logic circuitry for control purposes, and an output amplifier used as front-end for an off-chip line driver. The chip demodulates signals down to 283μVrms (these are worst case values among 30 randomly-selected samples used as vehicles for detailed electrical characterization; most of the samples featured 200 μVrms sensitivity; bit error rate (BER) is below 0.5×10-5) at 10kbps, and operates correctly in the whole industrial temperature range, from -45°C to 80°C, under 5% variations of the 5V supply voltage. This ASIC is now in commercial production. © 2003 Elsevier B.V.
Identifiersdoi: 10.1016/j.vlsi.2003.09.007
issn: 0167-9260
Appears in Collections:(IMSE-CNM) Artículos
Files in This Item:
File Description SizeFormat 
accesoRestringido.pdf15,38 kBAdobe PDFThumbnail
Show full item record
Review this work

Related articles:

WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.