English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/85265
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

ACE16k: a 128x128 focal plane analog processor with digital I/O

AuthorsLiñán-Cembrano, G. ; Rodríguez-Vázquez, Ángel ; Espejo-Meana, S. ; Domínguez-Castro, R.
Issue Date2003
PublisherWorld Scientific Publishing
CitationInternational Journal of Neural Systems 13(6): 427-434 (2003)
AbstractThis paper presents a new generation 128x128 Focal-Plane Analog Programmable Array Processor -FPAPAP, from a system level perspective. It has been manufactured in a 0.35 microm standard digital 1P-5M CMOS technology. It has been designed to achieve the high-speed and moderate-accuracy -8b- requirements of most real time -early-vision applications. External data interchange and control are completely digital. The chip contains close to four million transistors, 90% of them working in analog mode. It achieves peak computing values of 0.33TeraOPS while keeping power consumption at reasonable limits -82.5GOPS/W. Preliminary experimental results are also provided in the paper.
Identifiersdoi: 10.1142/S0129065703001765
issn: 0129-0657
e-issn: 1793-6462
Appears in Collections:(IMSE-CNM) Artículos
Files in This Item:
File Description SizeFormat 
accesoRestringido.pdf15,38 kBAdobe PDFThumbnail
Show full item record
Review this work

WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.