English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/85152
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

A low-voltage floating-gate MOS biquad

AuthorsRodríguez-Villegas, E. ; Yúfera, A. ; Rueda, Adoración
Issue Date2001
PublisherHindawi Publishing Corporation
CitationVLSI Design 12(3): 407-414 (2001)
AbstractA second-order gm-C filter based on the Floating-Gate MOS (FGMOS) technique is presented. It uses a new fully differential transconductor and works at 2 V of voltage supply with a full differential input linear range and a THD below 1%. Programming and tuning are performed by means of a single voltage signal. The transconductor incorporates a novel Common-Mode Feedback Circuit (CMFB) based also on FGMOS transistor.
DescriptionThis is an open access article distributed under the Creative Commons Attribution License.
Publisher version (URL)http://dx.doi.org/10.1155/2001/16935
Identifiersdoi: 10.1155/2001/16935
issn: 1065-514X
e-issn: 1563-5171
Appears in Collections:(IMSE-CNM) Artículos
Files in This Item:
File Description SizeFormat 
A Low-Voltage.pdf2,28 MBAdobe PDFThumbnail
Show full item record

WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.