English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/85042
Share/Impact:
Statistics
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE
Exportar a otros formatos:

Title

Systematic width-and-length dependent CMOS transistor mismatch characterization and simulation

AuthorsSerrano-Gotarredona, Teresa ; Linares-Barranco, Bernabé
Issue Date1999
PublisherSpringer
CitationAnalog Integrated Circuits and Signal Processing 21(3): 271-296 (1999)
AbstractThis paper presents a methodology for characterizing the random component of transistor mismatch in CMOS technologies. The methodology is based on the design of a special purpose chip which allows automatic characterization of arrays of NMOS and PMOS transistors of different sizes. Up to 30 different transistor sizes were implemented in the same chip, with varying transistors width W and length L. A simple strong inversion large signal transistor model is considered, and a new five parameters MOS mismatch model is introduced. The current mismatch between two identical transistors is characterized by the mismatch in their respective current gain factors Δβ/β, threshold voltages ΔVT0, bulk threshold parameters Δγ, and two components for the mobility degradation parameter mismatch Δθo and Δθe. These two components modulate the mismatch contribution differently, depending on whether the transistors are biased in ohmic or in saturation region. Using this five parameter mismatch model, an extraordinary fit between experimental and computed mismatch is obtained, including minimum length (1 μm) transistors for both ohmic and saturation regions. Standard deviations for these five parameters are obtained as well as their respective correlation coefficients, and are fitted to two dimensional surfaces f(W, L) so that their values can be predicted as a function of transistor sizes. These functions are used in an electrical circuit simulator (Hspice) to predict transistor mismatch. Measured and simulated data are in excellent agreement.
URIhttp://hdl.handle.net/10261/85042
DOIhttp://dx.doi.org/10.1023/A:1008330121404
Identifiersdoi: 10.1023/A:1008330121404
issn: 0925-1030
e-issn: 1573-1979
Appears in Collections:(IMSE-CNM) Artículos
Files in This Item:
File Description SizeFormat 
accesoRestringido.pdf15,38 kBAdobe PDFThumbnail
View/Open
Show full item record
Review this work
 


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.