English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/84548
Share/Impact:
Statistics
logo share SHARE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

Title

Evaluation of MOBILE-based gate-level pipelining augmenting CMOS with RTDs

AuthorsNúñez, Juan ; Avedillo, M. J. ; Quintana, J. M.
Issue Date2011
PublisherThe International Society for Optics and Photonics
CitationV VLSI Circuits and Systems (2011)
SeriesProceedings of SPIE 8067
AbstractThe incorporation of Resonant Tunnel Diodes (RTDs) into III/V transistor technologies has shown an improved circuit performance: higher circuit speed, reduced component count, and/or lowered power consumption. Currently, the incorporation of these devices into CMOS technologies (RTD-CMOS) is an area of active research. Although some works have focused the evaluation of the advantages of this incorporation, additional work in this direction is required. We compare RTD-CMOS and pure CMOS realizations of a network of logic gates which can be operated in a gate-level pipeline. Significant lower average power is obtained for RTD-CMOS implementations.
DescriptionComunicación presentada al "V VLSI Circuits and Systems" celebrado en Praga (República Checa) el 18 de Abril del 2011.
Publisher version (URL)http://dx.doi.org/10.1117/12.886816
URIhttp://hdl.handle.net/10261/84548
DOI10.1117/12.886816
Identifiersdoi: 10.1117/12.886816
isbn: 9780819486561
Appears in Collections:(IMSE-CNM) Libros y partes de libros
Files in This Item:
File Description SizeFormat 
MOBILE-based.pdf271,54 kBAdobe PDFThumbnail
View/Open
Show full item record
Review this work
 


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.