English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/84521
logo share SHARE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:


Two-phase MOBILE interconnection schemes for ultra-grain pipeline applications

AuthorsNúñez, Juan ; Avedillo, M. J. ; Quintana, J. M.
Issue Date2013
CitationIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation: 166-174 (2013)
SeriesLecture Notes in Computer Science 7606
AbstractMonostable to Bistable (MOBILE) gates are very suitable for the implementation of gate-level pipelines which can be achieved without resorting to memory elements. MOBILE operating principle is implemented using two series connected Negative Differential Resistance (NDR) devices with a clocked bias. This paper describes and experimentally validates a two-phase clock scheme for such MOBILE based ultra-grain pipelines. Up to our knowledge it is the first MOBILE working circuit reported with this interconnection architecture. The proposed interconnection architecture is applied to the design of a 4-bit Carry Look-ahead Adder.
DescriptionTrabajo presentado al 22nd PATMOS celebrado en Newcastle del 4 al 6 de septirmbre de 2012.
Publisher version (URL)http://dx.doi.org/10.1007/978-3-642-36157-9_17
Identifiersdoi: 10.1007/978-3-642-36157-9_17
isbn: 978-3-642-36156-2
Appears in Collections:(IMSE-CNM) Libros y partes de libros
Files in This Item:
File Description SizeFormat 
Two-phase MOBILE.pdf985,11 kBAdobe PDFThumbnail
Show full item record
Review this work

WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.