Por favor, use este identificador para citar o enlazar a este item:
http://hdl.handle.net/10261/84116
COMPARTIR / EXPORTAR:
SHARE BASE | |
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |
Campo DC | Valor | Lengua/Idioma |
---|---|---|
dc.contributor.author | Núñez, Juan | - |
dc.contributor.author | Avedillo, María J. | - |
dc.contributor.author | Quintana, J. M. | - |
dc.date.accessioned | 2013-10-15T10:03:36Z | - |
dc.date.available | 2013-10-15T10:03:36Z | - |
dc.date.issued | 2011 | - |
dc.identifier | doi: 10.1145/1973009.1973090 | - |
dc.identifier | isbn: 978-1-4503-0667-6 | - |
dc.identifier.citation | Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI: 387-390 (2011) | - |
dc.identifier.uri | http://hdl.handle.net/10261/84116 | - |
dc.description | Trabajo presentado al 21st GLSVLSI celebrado en New York en 2011. | - |
dc.description.abstract | The incorporation of Resonant Tunnel Diodes (RTDs) into III/V transistor technologies has shown an improved circuit performance: higher circuit speed, reduced component count, and/or lowered power consumption. Currently, the incorporation of these devices into CMOS technologies (RTD-CMOS) is an area of active research. Although some works have focused the evaluation of the advantages of this incorporation, additional work in this direction is required. This paper compares RTD-CMOS and pure CMOS realizations of a set of logic gates which can be operated in a gate-level nanopipelined. Lower average power and energy per cycle are obtained for RTD/CMOS implementations. | - |
dc.description.sponsorship | This work has been funded in part by the Spanish Ministry of Education and Science with support from ERDF under Project TEC2007-67245 and in part by the Consejería de Innovación, Ciencia y Empresa, Junta de Andalucía under Project TIC-2961. | - |
dc.language.iso | eng | - |
dc.publisher | Association for Computing Machinery | - |
dc.relation.isversionof | Postprint | - |
dc.rights | openAccess | - |
dc.title | Efficient realization of RTD-CMOS logic gates | - |
dc.type | comunicación de congreso | - |
dc.identifier.doi | 10.1145/1973009.1973090 | - |
dc.relation.publisherversion | http://dx.doi.org/10.1145/1973009.1973090 | - |
dc.date.updated | 2013-10-15T10:03:37Z | - |
dc.description.version | Peer Reviewed | - |
dc.type.coar | http://purl.org/coar/resource_type/c_5794 | es_ES |
item.languageiso639-1 | en | - |
item.fulltext | With Fulltext | - |
item.openairecristype | http://purl.org/coar/resource_type/c_18cf | - |
item.cerifentitytype | Publications | - |
item.grantfulltext | open | - |
item.openairetype | comunicación de congreso | - |
Aparece en las colecciones: | (IMSE-CNM) Libros y partes de libros |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | |
---|---|---|---|---|
Efficient Realization.pdf | 189,72 kB | Adobe PDF | Visualizar/Abrir |
CORE Recommender
Page view(s)
286
checked on 24-abr-2024
Download(s)
392
checked on 24-abr-2024
Google ScholarTM
Check
Altmetric
Altmetric
NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.