English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/83961
Share/Impact:
Statistics
logo share SHARE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

Title

A comparative study of biasing circuits for an inductorless wideband Low Noise Amplifier

AuthorsMartins, Miguel A.; Rosa, José M. de la
Issue Date2011
PublisherInstitute of Electrical and Electronics Engineers
CitationIEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS): 1-4 (2011)
AbstractIn this paper we present a comparative study of different biasing versions of an inductorless low-area Low Noise Amplifier (LNA). With this study, we intend to determine the most suitable biasing circuit to achieve the best LNA performance. The LNAs under study are simulated in two different CMOS processes, 130 nm and 90 nm. The supply voltage is 1.2 V. The best LNA implemented in 130 nm achieves a bandwidth of 2.94 GHz with a flat voltage gain (Av) of 16.5 dB and a power consumption of 3.2 mW. The same LNA topology implemented in 90 nm technology has a bandwidth of 11.2 GHz, voltage gain of 16.6 dB and consumes 1.9 mW. Both LNAs have input impedance matching and have a noise figure below 2.4 dB at 2.4 GHz.
URIhttp://hdl.handle.net/10261/83961
DOI10.1109/MWSCAS.2011.6026435
Identifiersdoi: 10.1109/MWSCAS.2011.6026435
isbn: 978-1-61284-856-3
Appears in Collections:(IMSE-CNM) Libros y partes de libros
Files in This Item:
File Description SizeFormat 
accesoRestringido.pdf15,38 kBAdobe PDFThumbnail
View/Open
Show full item record
Review this work
 


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.