English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/83126
logo share SHARE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

VISCUBE: A multi-layer vision chip

AuthorsZarandy, A.; Rekeczky, Csaba; Földesy, P.; Carmona-Galán, R. ; Liñán-Cembrano, G. ; Gergely, S.; Rodríguez-Vázquez, Ángel ; Roska, Tamás
Issue Date2011
CitationFocal-Plane Sensor-Processor Chips: 181-208 (2011)
AbstractVertically integrated focal-plane sensor-processor chip design, combining image sensor with mixed-signal and digital processor arrays on a four layer structure is introduced. The mixed-signal processor array is designed to perform early image processing, while the role of the digital processor array is to accomplish foveal processing. The architecture supports multiscale, multifovea processing. The chip has been designed on a 0.15um feature sized 3DM2 SOI technology provided by MIT Lincoln Laboratory.
DescriptionEl pdf es la versión post-print.
Publisher version (URL)http://dx.doi.org/10.1007/978-1-4419-6475-5_8
Appears in Collections:(IMSE-CNM) Libros y partes de libros
Files in This Item:
File Description SizeFormat 
viscube.pdf1,18 MBAdobe PDFThumbnail
Show full item record
Review this work

Related articles:

WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.