Por favor, use este identificador para citar o enlazar a este item:
http://hdl.handle.net/10261/3849
COMPARTIR / EXPORTAR:
SHARE BASE | |
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |
Campo DC | Valor | Lengua/Idioma |
---|---|---|
dc.contributor.author | Morgado, Alonso | - |
dc.contributor.author | Río, Rocío del | - |
dc.contributor.author | Rosa, José M. de la | - |
dc.contributor.author | Medeiro, Fernando | - |
dc.contributor.author | Pérez-Verdú, Belén | - |
dc.contributor.author | Rodríguez-Vázquez, Ángel | - |
dc.date.accessioned | 2008-04-29T06:04:33Z | - |
dc.date.available | 2008-04-29T06:04:33Z | - |
dc.date.issued | 2005-11 | - |
dc.identifier.citation | A. Morgado, R. del Río, J.M. de la Rosa, F. Medeiro, B. Pérez-Verdú, F.V. Fernández and A. Rodríguez-Vázquez: "Design Considerations for Multistandard Cascade ΣΔ Modulators", Proceeding of the 2005 Conference on Design of Circuits and Integrated Systems, Lisbon, November 2005. | en_US |
dc.identifier.uri | http://hdl.handle.net/10261/3849 | - |
dc.description.abstract | This paper discusses design considerations for cascade Sigma-Delta Modulators (ΣΔMs) included in multistandard wireless receivers. Four different standards are covered: GSM, Bluetooth, UMTS, and WLAN. A top-down design methodology is proposed to find out the optimum modulator architecture in terms of circuit complexity and reconfiguration parameters. Several reconfiguration strategies are adopted at both architecture- and circuit-level in order to adapt the modulator performance to the different standards requirements with adaptive power consumption. Time-domain behavioural simulations considering a 0.13μm CMOS implementation are shown to validate the presented approach. | en_US |
dc.description.sponsorship | This work has been supported by the Spanish Ministry of Science and Education (with support from the European Regional Development Fund) under contract TEC2004-01752/MIC. | en_US |
dc.format.extent | 817658 bytes | - |
dc.format.mimetype | application/pdf | - |
dc.language.iso | eng | en_US |
dc.rights | openAccess | en_US |
dc.subject | Sigma-Delta A/D Converters | en_US |
dc.subject | Multi-standard applications | en_US |
dc.title | Design Considerations for Multistandard Cascade ΣΔ Modulators | en_US |
dc.type | artículo | en_US |
dc.description.peerreviewed | Peer reviewed | en_US |
dc.type.coar | http://purl.org/coar/resource_type/c_6501 | es_ES |
item.languageiso639-1 | en | - |
item.fulltext | With Fulltext | - |
item.openairecristype | http://purl.org/coar/resource_type/c_18cf | - |
item.cerifentitytype | Publications | - |
item.grantfulltext | open | - |
item.openairetype | artículo | - |
Aparece en las colecciones: | (IMSE-CNM) Comunicaciones congresos |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | |
---|---|---|---|---|
DCIS05d.pdf | 798,49 kB | Adobe PDF | Visualizar/Abrir |
CORE Recommender
Page view(s)
383
checked on 22-abr-2024
Download(s)
180
checked on 22-abr-2024
Google ScholarTM
Check
NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.