English   español  
Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/3779
Compartir / Impacto:
Estadísticas
Add this article to your Mendeley library MendeleyBASE
Ver citas en Google académico
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar otros formatos: Exportar EndNote (RIS)Exportar EndNote (RIS)Exportar EndNote (RIS)
Título : Design of a 1.2-V 130nm CMOS 13-bit@40MS/s Cascade 2-2-1 Continuous-Time ΣΔ Modulator
Autor : Tortosa, Ramón ; Aceituno, Antonio; Rosa, José M. de la ; Fernández, Francisco V. ; Rodríguez-Vázquez, Ángel
Palabras clave : Continuous-Time Circuits
Sigma-Delta Modulators
Low-Voltage
Fecha de publicación : dic-2006
Editor: Institute of Electrical and Electronics Engineers
Citación : R. Tortosa, A. Aceituno, J. M. de la Rosa, F.V. Fernández and A. Rodríguez-Vázquez: "Design of a 1.2-V 130nm CMOS 13-bit@40MS/s Cascade 2-2-1 Continuous-Time ΣΔ Modulator". Proc. of the 2006 IFIP International Conference on Very Large Scale Integration (VLSI-SoC), Niza, December 2006.
Resumen: This paper presents the design of a continuous- time multibit cascade 2-2-1 ΣΔ modulator for broadband telecom systems. The modulator architecture has been synthesized directly in the continuous-time domain instead of using a discrete-to-continuous time transformation. This method results in a more efficient modulator in terms of noise shaping, power consumption and sensitivity to circuit element tolerances. The design of the circuit, realized in a 130nm CMOS technology, is based upon a top-down CAD methodology which combines simulation and statistical optimization at different levels of the modulator hierarchy. The estimated power consumption is 60mW from a 1.2-V supply voltage when clocked at 240MHz. Simulation results show 80-dB effective resolution within a 20-MHz signal bandwidth.
URI : http://hdl.handle.net/10261/3779
ISBN : 3-901882-19-7
Aparece en las colecciones: (IMS-CNM) Comunicaciones congresos
Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
VLSI06.pdf619,25 kBAdobe PDFVista previa
Visualizar/Abrir
Mostrar el registro completo
 


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.