English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/3751
logo share SHARE   Add this article to your Mendeley library MendeleyBASE
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:


CMOS Comparators

AuthorsDomínguez-Castro, R. ; Rodríguez-Vázquez, Ángel ; Rosa, José M. de la ; Delgado-Restituto, Manuel ; Medeiro, Fernando
KeywordsCMOS Comparators
Issue Date2003
AbstractThis chapter first presents an overview of CMOS voltage comparator architectures and circuits. Starting from the identification of the comparator behavior, Section 2 introduces several comparator architectures and circuits. Then, Section 3 assumes these topologies, characterizes high-level attributes, such as static gain, unitary time constant, etc., and analyzes the trade-off for each architecture. Such analysis provides a basis for comparison among architectures. These previous sections of the chapter neglect the influence of circuit dissymmetries. Dissymmetries are covered in Section 4; and new comparator topologies are presented to overcome the offset caused by dissymmetries. Related high-level trade-offs for these topologies are also studied in this section.
Publisher version (URL)http://www.springer.com/engineering/circuits+%26+systems/book/978-1-4020-7546-9
Appears in Collections:(IMSE-CNM) Libros y partes de libros
Files in This Item:
There are no files associated with this item.
Show full item record
Review this work

WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.