English   español  
Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/3751
COMPARTIR / IMPACTO:
Estadísticas
logo share SHARE   Add this article to your Mendeley library MendeleyBASE
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:
Título

CMOS Comparators

AutorDomínguez-Castro, R. ; Rodríguez-Vázquez, Ángel ; Rosa, José M. de la ; Delgado-Restituto, Manuel ; Medeiro, Fernando
Palabras claveCMOS Comparators
Fecha de publicación2003
EditorSpringer
ResumenThis chapter first presents an overview of CMOS voltage comparator architectures and circuits. Starting from the identification of the comparator behavior, Section 2 introduces several comparator architectures and circuits. Then, Section 3 assumes these topologies, characterizes high-level attributes, such as static gain, unitary time constant, etc., and analyzes the trade-off for each architecture. Such analysis provides a basis for comparison among architectures. These previous sections of the chapter neglect the influence of circuit dissymmetries. Dissymmetries are covered in Section 4; and new comparator topologies are presented to overcome the offset caused by dissymmetries. Related high-level trade-offs for these topologies are also studied in this section.
Versión del editorhttp://www.springer.com/engineering/circuits+%26+systems/book/978-1-4020-7546-9
URIhttp://hdl.handle.net/10261/3751
ISBN1-4020-7546-4
Aparece en las colecciones: (IMSE-CNM) Libros y partes de libros
Ficheros en este ítem:
No hay ficheros asociados a este ítem.
Mostrar el registro completo
 


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.