English   español  
Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/3741
COMPARTIR / IMPACTO:
Estadísticas
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:
Campo DC Valor Lengua/Idioma
dc.contributor.authorTortosa, Ramón-
dc.contributor.authorRosa, José M. de la-
dc.contributor.authorFernández, Francisco V.-
dc.contributor.authorRodríguez-Vázquez, Ángel-
dc.date.accessioned2008-04-25T09:52:29Z-
dc.date.available2008-04-25T09:52:29Z-
dc.date.issued2008-01-
dc.identifier.citationMicroelectronics Journal 39(1): 137-151 (2008)en_US
dc.identifier.issn0026-2692-
dc.identifier.urihttp://hdl.handle.net/10261/3741-
dc.description.abstractThis paper presents a detailed study of the clock jitter error in multi-bit continuous-time ΣΔ modulators with non-return-to-zero feedback waveform. It is demonstrated that jitter-induced noise power can be separated into two main components: one that depends on the modulator loop filter transfer function and the other dependent on input signal parameters, i.e. amplitude and frequency. The latter component, not considered in previous approaches, allows us accurately to predict the resolution loss caused by jitter, showing effects not taken into account previously in literature despite the fact that they are especially critical in broadband telecom applications. Moreover, the use of state-space formulation makes the analysis quite general and applicable to either cascade or single-loop architectures. Closed-form expressions are derived for in-band error power and signal-to-noise ratio that can be used to optimize modulator performance in terms of jitter insensitivity. Time-domain simulations of several modulator topologies (both single-loop and cascade) intended for VDSL application demonstrate the validity of the presented approach.en_US
dc.description.sponsorshipThis work has been supported by the Spanish Ministry of Science and Education (with support from the European Regional Development Fund) under contract TEC2004-01752/MIC.en_US
dc.format.extent1426195 bytes-
dc.format.mimetypeapplication/pdf-
dc.language.isoengen_US
dc.publisherElsevieren_US
dc.rightsclosedAccessen_US
dc.subjectAnalog-to-digital conversionen_US
dc.subjectContinuous-time ΣΔ modulationen_US
dc.subjectClock jitteren_US
dc.titleClock jitter error in multi-bit continuous-time sigma-delta modulators with non-return-to-zero feedback waveformen_US
dc.typeArtículoen_US
dc.identifier.doi10.1016/j.mejo.2007.10.005-
dc.description.peerreviewedPeer revieweden_US
Aparece en las colecciones: (IMSE-CNM) Artículos
Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
accesoRestringido.pdf15,38 kBAdobe PDFVista previa
Visualizar/Abrir
Show simple item record
 

Artículos relacionados:


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.