English   español  
Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/3732
COMPARTIR / IMPACTO:
Estadísticas
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:
Título

A new high-level synthesis methodology of cascaded continuous-time ΣΔ modulators

AutorTortosa, Ramón ; Rosa, José M. de la ; Fernández, Francisco V. ; Rodríguez-Vázquez, Ángel
Palabras claveAnalog-to-digital converters
Continuous-time ΣΔ modulation
Fecha de publicaciónago-2006
EditorInstitute of Electrical and Electronics Engineers
CitaciónIEEE Transactions on Circuits and Systems II: Express Briefs 53(8): 739-743 (2006)
ResumenThis brief presents an efficient method for synthesizing cascaded sigma–delta modulators implemented with continuous-time circuits. It is based on the direct synthesis of the whole cascaded architecture in the continuous-time domain instead of using a discrete-to-continuous time transformation as has been done in previous approaches. In addition to placing the zeroes of the loop filter in an optimum way, the proposed methodology leads to more efficient architectures in terms of circuitry complexity, power consumption and robustness with respect to circuit errors.
Versión del editorhttp://dx.doi.org/10.1109/TCSII.2006.875310
URIhttp://hdl.handle.net/10261/3732
DOI10.1109/TCSII.2006.875310
ISSN1549-7747
Aparece en las colecciones: (IMSE-CNM) Artículos
Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
new high-level.pdf454,41 kBAdobe PDFVista previa
Visualizar/Abrir
Mostrar el registro completo
 

Artículos relacionados:


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.