English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/3729
Share/Impact:
Statistics
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

Title

Fourth-order cascade SC ΣΔ modulators: a comparative study

AuthorsMedeiro, Fernando ; Pérez-Verdú, Belén ; Rosa, José M. de la ; Rodríguez-Vázquez, Ángel
KeywordsAnalog-digital conversion
ΣΔ modulators
Switched-capacitor circuits
Issue Date1-Oct-1998
PublisherInstitute of Electrical and Electronics Engineers
CitationIEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications: 1041-1051 (1998)
AbstractFourth-order cascade ΣΔ modulators are very well suited for IC implementation using analog sampled-data circuits because of their robust, stable operation and their capability to achieve high resolution and wide bandwidth with moderate power consumption. However, their optimum realization requires careful consideration of their performance degradations due to the hardware nonidealities. This paper presents a comparative study of the influence of finite op-amp gain and capacitor mismatch on the performance of fourth-order cascade ΣΔ modulators realized by means of switched-capacitor circuits. It considers single-bit and multibit quantizers and draws a number of comparative remarks validated by time-domain behavioral simulations.
Publisher version (URL)http://dx.doi.org/10.1109/81.728858
URIhttp://hdl.handle.net/10261/3729
DOI10.1109/81.728858
ISSN1057-7122
Appears in Collections:(IMSE-CNM) Artículos
Files in This Item:
File Description SizeFormat 
Fourth-order.pdf388,55 kBAdobe PDFThumbnail
View/Open
Show full item record
Review this work
 

Related articles:


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.