English   español  
Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/3729
COMPARTIR / IMPACTO:
Estadísticas
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:
Título

Fourth-order cascade SC ΣΔ modulators: a comparative study

AutorMedeiro, Fernando ; Pérez-Verdú, Belén ; Rosa, José M. de la ; Rodríguez-Vázquez, Ángel
Palabras claveAnalog-digital conversion
ΣΔ modulators
Switched-capacitor circuits
Fecha de publicación1-oct-1998
EditorInstitute of Electrical and Electronics Engineers
CitaciónIEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications: 1041-1051 (1998)
ResumenFourth-order cascade ΣΔ modulators are very well suited for IC implementation using analog sampled-data circuits because of their robust, stable operation and their capability to achieve high resolution and wide bandwidth with moderate power consumption. However, their optimum realization requires careful consideration of their performance degradations due to the hardware nonidealities. This paper presents a comparative study of the influence of finite op-amp gain and capacitor mismatch on the performance of fourth-order cascade ΣΔ modulators realized by means of switched-capacitor circuits. It considers single-bit and multibit quantizers and draws a number of comparative remarks validated by time-domain behavioral simulations.
Versión del editorhttp://dx.doi.org/10.1109/81.728858
URIhttp://hdl.handle.net/10261/3729
DOI10.1109/81.728858
ISSN1057-7122
Aparece en las colecciones: (IMSE-CNM) Artículos
Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
Fourth-order.pdf388,55 kBAdobe PDFVista previa
Visualizar/Abrir
Mostrar el registro completo
 

Artículos relacionados:


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.