Please use this identifier to cite or link to this item:
logo share SHARE BASE
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE

Invite to open peer review

High-Order Cascade Multi-bit ΣΔ Modulators for High-Speed A/D Conversion

AuthorsRío, Rocío del CSIC ORCID; Medeiro, Fernando CSIC; Pérez-Verdú, Belén CSIC; Rodríguez-Vázquez, Ángel CSIC ORCID
KeywordsΣΔ Modulator
A/D Conversion
Communication Frequency Range
Issue DateNov-1998
PublisherUniversidad Carlos III de Madrid
CitationProc. Design of Circuits and Integrated Systems Conf. (DCIS’98), pp. 76-81, Madrid, November 1998.
AbstractThe use of Sigma-Delta (ΣΔ) modulation for analog-to-digital conversion (ADC) in the communication frequency range is evaluated. Two high-order multi-bit architectures are proposed to achieve +12-bit dynamic range at 4Msample/s Nyquist rate using very low oversampling ratio. They show very low sensitivity to the internal D-to-A conversion (DAC) error with no calibration required. Simulations show that such performance can be achieved even in presence of circuit imperfections.
Appears in Collections:(IMSE-CNM) Comunicaciones congresos

Files in This Item:
File Description SizeFormat
Higher_order_cascade.pdf115,71 kBAdobe PDFThumbnail
Show full item record

CORE Recommender

Page view(s)

checked on Apr 23, 2024


checked on Apr 23, 2024

Google ScholarTM


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.