English   español  
Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/3573
Compartir / Impacto:
Estadísticas
Add this article to your Mendeley library MendeleyBASE
Citado 8 veces en Web of Knowledge®  |  Ver citas en Google académico
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar otros formatos: Exportar EndNote (RIS)Exportar EndNote (RIS)Exportar EndNote (RIS)
Título

A CMOS 110-dB@40-kS/s programmable-gain chopper-stabilized third-order 2-1 cascade sigma-selta modulator for low-power high-linearity automotive aensor ASICs

Autor Rosa, José M. de la ; Escalera, Sara ; Pérez-Verdú, Belén ; Medeiro, Fernando ; Guerra, Oscar ; Río, Rocío del; Rodríguez-Vázquez, Ángel
Palabras clave Analog-to-cigital converters
Σ-Δ modulation
Switched-capacitor
Fecha de publicación 1-nov-2005
EditorInstitute of Electrical and Electronics Engineers
Citación IEEE Journal of Solid-State Circuits 40(11): 2246-2264 (2005), November 2005
ResumenThis paper describes a 0.35-μm CMOS chopper-stabilized switched-capacitor 2-1 cascade ΣΔ modulator for automotive sensor interfaces. The modulator architecture has been selected from an exhaustive comparison among multiple topologies in terms of resolution, speed and power dissipation. To obtain a better fitting with the characteristics of different sensor outputs, the circuit can be digitally programmed to yield four gain values (x0.5, x1, x2 and x4) and has been designed to operate within the stringent environmental conditions of automotive electronics. In order to relax the amplifier’s dynamic requirements for the different modulator gains, switchable capacitor arrays are used for all the capacitors in the first integrator. The design of the building blocks is based on a top-down CAD methodology which combines simulation and statistical optimization at different levels of the modulator hierarchy. The circuit is clocked at 5.12MHz and the overall power consumption is 14.7mW from a single 3.3-V supply. Experimental results show an overall dynamic range of 110dB within a 20-kHz signal bandwidth and 113.8dB for signals. These performance features place the reported circuit at the cutting edge of state-of-the-art high-resolution ΣΔ modulators.
Versión del editorhttp://dx.doi.org/10.1109/JSSC.2005.857356
URI http://hdl.handle.net/10261/3573
DOI10.1109/JSSC.2005.857356
ISSN0018-9200
Aparece en las colecciones: (IMS-CNM) Artículos
Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
JSSC05_published.pdf3,01 MBAdobe PDFVista previa
Visualizar/Abrir
Mostrar el registro completo
 



NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.