English   español  
Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/3530
Compartir / Impacto:
Estadísticas
Add this article to your Mendeley library MendeleyBASE
Citado 6 veces en Web of Knowledge®  |  Ver citas en Google académico
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar otros formatos: Exportar EndNote (RIS)Exportar EndNote (RIS)Exportar EndNote (RIS)
Título : CMOS design of a current-mode multiplier/divider circuit with applications to fuzzy controllers
Autor : Baturone, I. ; Sánchez-Solano, Santiago ; Huertas-Díaz, J. L.
Palabras clave : CMOS multiplier/divider circuits
Current-mode signal processing
Continuous-time data converters
Fuzzy logic hardware
Fecha de publicación : jun-2000
Editor: Springer
Citación : Analog Integrated Circuits and Signal Processing 23(3): 199-210 (2000)
Resumen: Multiplier and divider circuits are usually required in the fields of analog signal processing and parallel-computing neural or fuzzy systems. In particular, this paper focuses on the hardware implementation of fuzzy controllers, where the divider circuit is usually the bottleneck. Multiplier/divider circuits can be implemented with a combination of A/D-D/A converters. An efficient design based on current-mode data converters is presented herein. Continuous-time algorithmic converters are chosen to reduce the control circuitry and to obtain a modular design based on a cascade of bit cells. Several circuit structures to implement these cells are presented and discussed. The one that is selected enables a better trade-off speed/power than others previously reported in the literature while maintaining a low area occupation. The resulting multiplier/divider circuit offers a low voltage operation, provides the division result in both analog and digital formats, and it is suitable for applications of low or middle resolution (up to 9 bits) like applications to fuzzy controllers. The analysis is illustrated with Hspice simulations and experimental results from a CMOS multiplier/divider prototype with 5-bit resolution. Experimental results from a CMOS current-mode fuzzy controller chip that contains the proposed design are also included.
Descripción : El pdf del artículo es la versión de autor.
Versión del editor: http://dx.doi.org/10.1023/A:1008367503866
URI : http://hdl.handle.net/10261/3530
DOI: 10.1023/A:1008367503866
ISSN: 0925-1030 (Print)
1573-1979 (Online)
Aparece en las colecciones: (IMS-CNM) Artículos
Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
CMOS_Design.pdf223,7 kBAdobe PDFVista previa
Visualizar/Abrir
Mostrar el registro completo
 



NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.