English   español  
Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/3365
COMPARTIR / IMPACTO:
Estadísticas
logo share SHARE   Add this article to your Mendeley library MendeleyBASE
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:
Título

Using Multi-Threshold Threshold Gates in RTD-based Logic Design. A Case Study

AutorPettenghi, Héctor ; Avedillo, M. J. ; Quintana, J. M.
Palabras claveResonant Tunneling Diodes
MOBILE
Multithreshold Threshold gate
Nanopipelining
Fecha de publicación14-ago-2007
EditorLaboratoire TIMA
CitaciónEuropean Nano Systems Worshop - ENS 2005, Paris : France (2005)
arXiv:0708.1837
ResumenThe basic building blocks for Resonant Tunnelling Diode (RTD) logic circuits are Threshold Gates (TGs) instead of the conventional Boolean gates (AND, OR, NAND, NOR) due to the fact that, when designing with RTDs, threshold gates can be implemented as efficiently as conventional ones, but realize more complex functions. Recently, RTD structures implementing Multi-Threshold Threshold Gates (MTTGs) have been proposed which further increase the functionality of the original TGs while maintaining their operating principle and allowing also the implementation of nanopipelining at the gate level. This paper describes the design of n-bit adders using these MTTGs. A comparison with a design based on TGs is carried out showing advantages in terms of latency, device counts and power consumption.
DescripciónSubmitted on behalf of TIMA Editions, http://irevues.inist.fr/tima-editions.
URIhttp://hdl.handle.net/10261/3365
ISBN2-916187-02-2
Aparece en las colecciones: (IMSE-CNM) Comunicaciones congresos
Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
pettenghi.pdf572,1 kBAdobe PDFVista previa
Visualizar/Abrir
Mostrar el registro completo
 


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.