Por favor, use este identificador para citar o enlazar a este item:
http://hdl.handle.net/10261/227194
COMPARTIR / EXPORTAR:
SHARE BASE | |
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |
Título: | Steep-slope Devices for Power Efficient Adiabatic Logic Circuits |
Autor: | Núñez, Juan CSIC ORCID ; Avedillo, María J. CSIC ORCID | Fecha de publicación: | 2020 | Citación: | XXXV Conference on Design of Circuits and Integrated Systems (2020) | Resumen: | Reducing supply voltage is an effective way to reduce power consumption, however, it greatly reduces CMOS circuits speed. This translates in limitations on how low the supply voltage can be reduced in many applications due to frequency constraints. In particular, in the context of low voltage adiabatic circuits, another well-known technique to save power, it is not possible to obtain satisfactory power-speed trade-offs. Tunnel field-effect transistors (TFETs) have been shown to outperforms CMOS at low supply voltage in static logic implementations, operation due to their steep subthreshold slope (SS), and have potential for combining low voltage and adiabatic. To the best of our knowledge, the adiabatic circuit topologies reported with TFETs do not take into account the problems associated with their inverse current due to their intrinsic p-i-n diode. In this paper, we propose a solution to this problem, demonstrating that the proposed modification allows to significantly improving the performance in terms of power/energy savings compared to the original ones, especially at medium and low frequencies. In addition, we have evaluated the relative advantages of the proposed TFET adiabatic circuits, both at gate and architecture levels, with respect to their static implementations, demonstrating that these are greater than for FinFET transistor designs. Index Terms—Adiabatic logic, Tunnel | URI: | http://hdl.handle.net/10261/227194 | ISBN: | 978-84-09-26255-7 |
Aparece en las colecciones: | (IMSE-CNM) Comunicaciones congresos |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | |
---|---|---|---|---|
Steep-slope Devices for Power Efficient Adiabatic Logic Circuits.pdf | 894,04 kB | Adobe PDF | Visualizar/Abrir |
CORE Recommender
Page view(s)
138
checked on 27-mar-2024
Download(s)
151
checked on 27-mar-2024
Google ScholarTM
Check
Altmetric
NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.