English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/195378
Share/Impact:
Statistics
logo share SHARE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

Title

Design of a 9-bit 4MS/s wilkinson ADC for SiPM-based imaging detectors

AuthorsFernández, Gerard; Gascón, David; Rosa, José M. de la
KeywordsGenerators
Imaging
Detectors
Clocks
Radiation detectors
Power demand
CMOS technology
Issue Date2017
PublisherInstitute of Electrical and Electronics Engineers
CitationIEEE 59th International Midwest Symposium on Circuits and Systems (2016)
AbstractThis paper presents the design and electrical implementation of a Wilkinson analog-to-digital converter for imaging detectors based on the use of silicon photo-multiplier scintillators. A multi-channel architecture, which shares the ramp generator among the different channels, is used to maximize the sampling frequency with the minimum power consumption and silicon area. The circuit has been implemented in a 0.35-μm CMOS technology up to the layout level, featuring state-of-the-art performance with 9-bit effective resolution, 4-MS/s sampling frequency, 0.95mW/channel, while clocked at 2.56GS/s with 1.5-V full-scale range.
DescriptionPaper presented at the 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS), held in Abu Dhabi, United Arab Emirates on 16-19 Oct. 2016.
Publisher version (URL)https://doi.org/10.1109/MWSCAS.2016.7869979
URIhttp://hdl.handle.net/10261/195378
DOI10.1109/MWSCAS.2016.7869979
ISBN978-1-5090-0917-6
E-ISSN1558-3899
Appears in Collections:(IMSE-CNM) Libros y partes de libros
Files in This Item:
File Description SizeFormat 
accesoRestringido.pdf15,38 kBAdobe PDFThumbnail
View/Open
Show full item record
Review this work
 


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.