English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/154888
Share/Impact:
Statistics
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE
Exportar a otros formatos:

Title

Volume Resistive Switching in metallic perovskite oxides driven by the Metal-Insulator Transition

AuthorsGonzalez Rosillo, Juan Carlos ; Ortega Hernandez, Rafael; Jareño Cerulla, Julia ; Miranda, Enrique; Suñé, Jordi; Granados, Xavier ; Obradors, Xavier ; Palau, Anna ; Puig Molina, Teresa
KeywordsResistive Switching
Perovskite oxides
Strongly correlated oxides
R-RAM
Issue Date31-Jul-2017
PublisherSpringer
CitationJournal of Electroceramics: 10.1007/s10832-017-0101-2 (2017)
AbstractIn recent years Resistive Random Access Memory (RRAM) is emerging as the most promising candidate to substitute the present Flash Technology in the non-volatile memory market. RRAM are based on the Resistive Switching (RS) effect, where a change in the resistance of the material can be reversibly induced upon the application of an electric field. In this sense, strongly correlated complex oxides present unique intrinsic properties and extreme sensitivity to external perturbations, which make them suitable for the nanoelectronics of the future. In particular, metallic complex oxides displaying metal-insulator transition (MIT) are very attractive materials for applications and are barely explored as RS active elements. In this work, we analyze the RS behavior of three different families of metallic perovskites: La0.8Sr0.2MnO3, YBa2Cu3O7-δ and NdNiO3. We demonstrate that these mixed electronic-ionic conductors undergo a metal-insulator transition upon the application of an electric field, being able to transform the bulk volume. This volume RS is different in nature from interfacial or filamentary type and opens new possibilities of robust device design. As an example, we present a proof-of-principle result from a 3-Terminal configuration with multilevel memory states.
Publisher version (URL)http://dx.doi.org/10.1007/s10832-017-0101-2
URIhttp://hdl.handle.net/10261/154888
DOIhttp://dx.doi.org/10.1007/s10832-017-0101-2
ISSN1385-3449
Appears in Collections:(ICMAB) Artículos
Files in This Item:
File Description SizeFormat 
Gonzalez_JElectrocer_2017_postprint.pdf1,66 MBAdobe PDFThumbnail
View/Open
Show full item record
Review this work
 


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.