Por favor, use este identificador para citar o enlazar a este item:
http://hdl.handle.net/10261/150559
COMPARTIR / EXPORTAR:
SHARE CORE BASE | |
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |
Título: | Compensation of PVT Variations in ToF Imagers with In-Pixel TDC |
Autor: | Vornicu, Ion CSIC ORCID; Carmona-Galán, R. CSIC ORCID ; Rodríguez-Vázquez, Ángel CSIC ORCID | Palabras clave: | PVT compensation In-pixel time-to-digital converter (TDC) Time-gating Time-of-flight (ToF) Single-photon avalanche-diode (SPAD) |
Fecha de publicación: | 2017 | Editor: | Multidisciplinary Digital Publishing Institute | Citación: | Sensors, 17: 1072 (2017) | Resumen: | The design of a direct time-of-flight complementary metal-oxide-semiconductor (CMOS) image sensor (dToF-CIS) based on a single-photon avalanche-diode (SPAD) array with an in-pixel time-to-digital converter (TDC) must contemplate system-level aspects that affect its overall performance. This paper provides a detailed analysis of the impact of process parameters, voltage supply, and temperature (PVT) variations on the time bin of the TDC array. Moreover, the design and characterization of a global compensation loop is presented. It is based on a phase locked loop (PLL) that is integrated on-chip. The main building block of the PLL is a voltage-controlled ring-oscillator (VCRO) that is identical to the ones employed for the in-pixel TDCs. The reference voltage that drives the master VCRO is distributed to the voltage control inputs of the slave VCROs such that their multiphase outputs become invariant to PVT changes. These outputs act as time interpolators for the TDCs. Therefore the compensation scheme prevents the time bin of the TDCs from drifting over time due to the aforementioned factors. Moreover, the same scheme is used to program different time resolutions of the direct time-of-flight (ToF) imager aimed at 3D ranging or depth map imaging. Experimental results that validate the analysis are provided as well. The compensation loop proves to be remarkably effective. The spreading of the TDCs time bin is lowered from: (i) 20% down to 2.4% while the temperature ranges from 0 C to 100 C; (ii) 27% down to 0.27%, when the voltage supply changes within 10% of the nominal value; (iii) 5.2 ps to 2 ps standard deviation over 30 sample chips, due to process parameters’ variation. | Versión del editor: | http://dx.doi.org/10.3390/s17051072 | URI: | http://hdl.handle.net/10261/150559 | DOI: | 10.3390/s17051072 |
Aparece en las colecciones: | (IMSE-CNM) Artículos |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | |
---|---|---|---|---|
sensors-17-01072.pdf | 3,73 MB | Adobe PDF | Visualizar/Abrir |
CORE Recommender
PubMed Central
Citations
3
checked on 24-abr-2024
SCOPUSTM
Citations
7
checked on 17-abr-2024
WEB OF SCIENCETM
Citations
7
checked on 25-feb-2024
Page view(s)
279
checked on 24-abr-2024
Download(s)
350
checked on 24-abr-2024
Google ScholarTM
Check
Altmetric
Altmetric
Artículos relacionados:
NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.