Por favor, use este identificador para citar o enlazar a este item:
http://hdl.handle.net/10261/138318
COMPARTIR / EXPORTAR:
SHARE CORE BASE | |
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |
Título: | Design methodology for low-jitter differential clock recovery circuits in high performance ADCs |
Autor: | Núñez, Juan CSIC ORCID ; Ginés, Antonio J. CSIC ORCID; Peralías, E. CSIC ORCID ; Rueda, Adoración CSIC ORCID | Palabras clave: | Clock recovery Ultra-low jitter Design methodology High-speed high-resolution ADCs Pipeline ADCs |
Fecha de publicación: | 2016 | Editor: | Springer Nature | Citación: | Analog Integrated Circuits and Signal Processing, 2016 | Resumen: | This paper presents a design methodology for the simultaneous optimization of jitter and power consumption in ultra-low jitter clock recovery circuits (<100fsrms) for high-performance ADCs. The key ideas of the design methodology are: a) a smart parameterization of transistor sizes to have smooth dependence of specifications on the design variables, b) based on this parameterization, carrying out a design space sub-sampling which allows capturing the whole circuit performance for reducing computation resources and time during optimization. The proposed methodology, which can easily incorporate process voltage and temperature (PVT) variations, has been used to perform a systematic design space exploration that provides sub-100fs jitter clock recovery circuits in two CMOS commercial processes at different technological nodes (1.8V 0.18μm and 1.2V 90nm). Post-layout simulation results for a case of study with typical jitter of 68fs for a 1.8V 80dB-SNDR 100Msps Pipeline ADC application are also shown as demonstrator. | Versión del editor: | http://dx.doi.org/ 10.1007/s10470-016-0870-6 | URI: | http://hdl.handle.net/10261/138318 | DOI: | 10.1007/s10470-016-0870-6 |
Aparece en las colecciones: | (IMSE-CNM) Artículos |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | |
---|---|---|---|---|
AICSP_nunez_gines_peralias_rueda.pdf | 806,1 kB | Adobe PDF | Visualizar/Abrir |
CORE Recommender
SCOPUSTM
Citations
1
checked on 11-abr-2024
WEB OF SCIENCETM
Citations
1
checked on 29-feb-2024
Page view(s)
262
checked on 23-abr-2024
Download(s)
1.530
checked on 23-abr-2024
Google ScholarTM
Check
Altmetric
Altmetric
NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.