English   español  
Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/138214
COMPARTIR / IMPACTO:
Estadísticas
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:
Título

Characterizing power and temperature behavior of POWER6-based system

AutorJimenez, Victor; Cazorla, Francisco J.; Gioiosa, Roberto; Valero, Mateo; Boneti, Carlos; Kursun, Eren; Cher, Chen Yong; Isci, Canturk; Buyuktosunoglu, Alper; Bose, Pradip
Palabras clavePerformance
Measurement
Experimentation
Design
Fecha de publicación2011
CitaciónIEEE Journal on Emerging and Selected Topics in Circuits and Systems 1: 228- 241 (2011)
ResumenMicroprocessor architectures have become increasingly power limited in recent years. Currently power and thermal envelopes dictate peak performance limits more than any other design constraint. In this work, we characterize thermal behavior and power consumption of an IBM POWER6-based system. We perform the characterization at several levels: application, operating system, and hardware level, both when the system is idle, and under load. At hardware level, we report a 25% reduction in total system power consumption by using the processor low power mode. We also study the effect of the hardware thread prioritization mechanism provided by POWER6 on different workloads and how this mechanism can be used to limit power consumption. From this static characterization study we derive a model based on performance counters that allows us to predict the total power consumption of the POWER6 system with an average error under 3% for CMP and 5% for SMT. To the best of our knowledge, this is the first power model of a system including CMP+SMT processors. The work reported in this paper can be generalized to model power consumption for a broader class of systems. Such power modeling is required for studying promising power reduction techniques. In terms of dynamic methods, intelligent thread placement can result in a boost in power efficiency. Our results show that such a power-aware thread placement results in up to 5× improvement in energy-delay squared product for our POWER6 system. © 2011 IEEE.
URIhttp://hdl.handle.net/10261/138214
DOI10.1109/JETCAS.2011.2169630
Identificadoresdoi: 10.1109/JETCAS.2011.2169630
issn: 2156-3357
Aparece en las colecciones: (IIIA) Artículos
Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
accesoRestringido.pdf15,38 kBAdobe PDFVista previa
Visualizar/Abrir
Mostrar el registro completo
 

Artículos relacionados:


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.