English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/135874
logo share SHARE   Add this article to your Mendeley library MendeleyBASE
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:


Experimental Evidence of Power Efficiency due to Architecture in Cellular Processor Array Chips

AuthorsCarmona-Galán, R. ; Fernández-Berni, J. ; Rodríguez-Vázquez, Ángel
KeywordsParallel processing
Cellular Processing Array
Multicore processing
Computational efficiency
Issue Date2016
PublisherInstitute of Electrical and Electronics Engineers
CitationInternational Workshop on Cellular Nanoscale Networks and their Applications (CNNA), Dresden, Germany, in August 2016
AbstractSpeeding up algorithm execution can be achieved by increasing the number of processing cores working in parallel. Of course, this speedup is limited by the degree to which the algorithm can be parallelized. Equivalently, by lowering the operating frequency of the elementary processors, the algorithm can be realized in the same amount of time but with measurable power savings. An additional result of parallelization is that using a larger number of processors results in a more efficient implementation in terms of GOPS/W. We have found experimental evidence for this in the study of massively parallel array processors, mainly dedicated to image processing. Their distributed architecture reduces the energy overhead dedicated to data handling, thus resulting in a power efficient implementation
DescriptionThe 15th International Workshop on Cellular Nanoscale Networks and their Applications will be held on August 23-25, 2016 in the city of Dresden, Germany.
Appears in Collections:(IMSE-CNM) Comunicaciones congresos
Files in This Item:
File Description SizeFormat 
rcarmona_cnna.pdf155,72 kBAdobe PDFThumbnail
Show full item record
Review this work

WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.