Por favor, use este identificador para citar o enlazar a este item:
http://hdl.handle.net/10261/134400
COMPARTIR / EXPORTAR:
SHARE CORE BASE | |
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |
Título: | Circuit design of a dual-versioning L1 data cache |
Autor: | Seyedi, Azam; Armejach, Adria; Cristal, Adrian; Unsal, Osman; Hur, Ibrahim; Valero, Mateo | Palabras clave: | Optimistic concurrency Parallelism Dual-versioning Data cache design |
Fecha de publicación: | 2012 | Editor: | Elsevier | Citación: | Integration, the VLSI Journal 45 (3): 237- 245 (2012) | Resumen: | This paper proposes a novel L1 data cache design with dual-versioning SRAM cells (dvSRAM) for chip multi-processors that implement optimistic concurrency proposals. In this cache architecture, each dvSRAM cell has two cells, a main cell and a secondary cell, which keep two versions of the same logical data. These values can be accessed, modified, moved back and forth between the main and secondary cells within the access time of the cache. We design and simulate a 32 KB dual-versioning L1 data cache and introduce three well-known use cases that make use of optimistic concurrency execution that can benefit from our proposed design. © 2011 Elsevier B.V. All rights reserved. | URI: | http://hdl.handle.net/10261/134400 | DOI: | 10.1016/j.vlsi.2011.11.015 | Identificadores: | doi: 10.1016/j.vlsi.2011.11.015 issn: 0167-9260 |
Aparece en las colecciones: | (IIIA) Artículos |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | |
---|---|---|---|---|
accesoRestringido.pdf | 15,38 kB | Adobe PDF | Visualizar/Abrir |
CORE Recommender
SCOPUSTM
Citations
2
checked on 22-mar-2024
WEB OF SCIENCETM
Citations
2
checked on 24-feb-2024
Page view(s)
173
checked on 28-mar-2024
Download(s)
83
checked on 28-mar-2024
Google ScholarTM
Check
Altmetric
Altmetric
NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.