English   español  
Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/133864
COMPARTIR / IMPACTO:
Estadísticas
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:
Título

Thread assignment of multithreaded network applications in multicore/multithreaded processors

AutorRadojkovíc, Petar; Cakarevic, Vladimir; Verdu, Javier; Pajuelo, Alex; Cazorla, Francisco J.; Nemirovsky, Mario; Valero, Mateo
Palabras claveProcess scheduling
Performance modeling
Chip multithreading (CMT)
Fecha de publicación2013
EditorInstitute of Electrical and Electronics Engineers
CitaciónIEEE Transactions on Parallel and Distributed Systems 24 (12): 2513- 2525 (2013)
ResumenThe introduction of multithreaded processors comprised of a large number of cores with many shared resources makes thread scheduling, and in particular optimal assignment of running threads to processor hardware contexts to become one of the most promising ways to improve the system performance. However, finding optimal thread assignments for workloads running in state-of-the-art multicore/multithreaded processors is an NP-complete problem. In this paper, we propose BlackBox scheduler, a systematic method for thread assignment of multithreaded network applications running on multicore/multithreaded processors. The method requires minimum information about the target processor architecture and no data about the hardware requirements of the applications under study. The proposed method is evaluated with an industrial case study for a set of multithreaded network applications running on the UltraSPARC T2 processor. In most of the experiments, the proposed thread assignment method detected the best actual thread assignment in the evaluation sample. The method improved the system performance from 5 to 48 percent with respect to load balancing algorithms used in state-of-the-art OSs, and up to 60 percent with respect to a naive thread assignment. © 1990-2012 IEEE.
URIhttp://hdl.handle.net/10261/133864
DOI10.1109/TPDS.2012.311
Identificadoresdoi: 10.1109/TPDS.2012.311
issn: 1045-9219
Aparece en las colecciones: (IIIA) Artículos
Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
accesoRestringido.pdf15,38 kBAdobe PDFVista previa
Visualizar/Abrir
Mostrar el registro completo
 

Artículos relacionados:


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.