English   español  
Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/132553
Compartir / Impacto:
Estadísticas
Add this article to your Mendeley library MendeleyBASE
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Título

Effects of capacitors non-idealities in un-even split-capacitor array SAR ADCs

AutorFiorelli, R. ; Guerra, Óscar; Río, Rocío del; Rodríguez-Vázquez, Ángel
Fecha de publicación2016
EditorInstitute of Electrical and Electronics Engineers
CitaciónDesign of Circuits and Integrated Systems Conference on (2015) : 1-5
ResumenThis paper studies the effects of capacitors non-idealities in the performance of un-even split-capacitor SAR ADCs. Also, election of the m and l bits of MSB and LSB capacitors banks, respectively, is studied to reduce SAR errors.To exemplify and quantify the non-idealities, MOM capacitors are used. In particular, MOM layout parasitics and effective capacitor’s value is obtained with an electrical extraction tool using a flattened view of the MOM. Effects of capacitors layout placement in the SAR and their surroundings in the effective capacitance value are quantified. A quantitative study of a 10-bit un-even split-capacitor SAR is done for different combinations of m and l bits. Finally, a qualitative set of guidelines to choose the distribution of these bits is listed
Versión del editorhttp://dx.doi.org/10.1109/DCIS.2015.7388595
URIhttp://hdl.handle.net/10261/132553
DOI10.1109/DCIS.2015.7388595
Aparece en las colecciones: (IMSE-CNM) Comunicaciones congresos
Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
fiorelli_effects.pdf646,23 kBAdobe PDFVista previa
Visualizar/Abrir
Mostrar el registro completo
 


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.