English   español  
Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/128584
Compartir / Impacto:
Estadísticas
Add this article to your Mendeley library MendeleyBASE
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Título

Image Feature Extraction Acceleration

AutorFernández-Berni, J. ; Suárez, Manuel; Carmona-Galán, R. ; Brea, V. M.; Río, Rocío del; Cabello, D.; Rodríguez-Vázquez, Ángel
Palabras claveImage Feature Extraction
Focal-Plane Acceleration
Distributed Memory
Parallel Processing
Viola-Jones
SIFT
Vision Chip
Fecha de publicación2016
EditorSpringer
CitaciónImage Feature Detectors and Descriptors. Ali Ismail Awad, M. Hassaballah, Eds. (2016)
ResumenImage feature extraction is instrumental for most of the best-performing algorithms in computer vision. However, it is also expensive in terms of computational and memory resources for embedded systems due to the need of dealing with individual pixels at the earliest processing levels. In this regard, conventional system architectures do not take advantage of potential exploitation of parallelism and distributed memory from the very beginning of the processing chain. Raw pixel values provided by the front-end image sensor are squeezed into a high-speed interface with the rest of system components. Only then, after deserializing this massive dataflow, parallelism, if any, is exploited. This chapter introduces a rather different approach from an architectural point of view. We present two Application-Specific Integrated Circuits (ASICs) where the 2-D array of photo-sensitive devices featured by regular imagers is combined with distributed memory supporting concurrent processing. Custom circuitry is added per pixel in order to accelerate image feature extraction right at the focal plane. Specifically, the proposed sensing-processing chips aim at the acceleration of two flagships algorithms within the computer vision community: the Viola-Jones face detection algorithm and the Scale Invariant Feature Transform (SIFT). Experimental results prove the feasibility and benefits of this architectural solution.
URIhttp://hdl.handle.net/10261/128584
ISBN978-3-319-28854-3
Aparece en las colecciones: (IMSE-CNM) Libros y partes de libros
Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
329807_1_En_5_Chapter_OnlinePDF.pdf1,89 MBAdobe PDFVista previa
Visualizar/Abrir
Mostrar el registro completo
 


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.