2024-03-28T18:17:50Zhttp://digital.csic.es/dspace-oai/requestoai:digital.csic.es:10261/832122020-07-03T10:43:20Zcom_10261_90com_10261_4col_10261_343
00925njm 22002777a 4500
dc
Zamarreño-Ramos, Carlos
author
Serrano-Gotarredona, Teresa
author
Linares-Barranco, Bernabé
author
2011-11
This paper presents a serializer/deserializer scheme for asynchronous address event representation (AER) bit-serial interchip communications. Each serial AER (sAER) link uses four wires: a micro strip pair for low voltage differential signaling (LVDS) and two handshaking lines. Each event is represented by a 32-bit word. Two extra preamble bits are used for alignment. Transmission clock is embedded in the data using Manchester encoding. As opposed to conventional LVDS links, the presented approach allows to stop physical communication between data events, so that no “comma” characters need to be transmitted during these pauses. As soon as a new event needs to be transmitted, the link recovers immediately thanks to a built-in control voltage memorization circuit. As a result, power consumption of the serializer and deserializer circuits is proportional to data event rate. The approach is also highly tolerant to clock jitter, due to the asynchronous nature and the Manchester encoding. A chip test prototype has been fabricated in standard 0.35 μm CMOS including a pair of Serializer and Deserializer circuits. Maximum measured event transmission rate is 15 Meps (mega events per second) for 32-bit events, with a maximum bit transmission speed of 670 Mbps (mega bits per second).
IEEE Transactions on Circuits and Systems I: Regular Papers 58(11): 2647-2660 (2011)
1549-8328
http://hdl.handle.net/10261/83212
10.1109/TCSI.2011.2151070
An instant-startup jitter-tolerant manchester-encoding serializer/deserializer scheme for event-driven bit-serial LVDS interchip AER links