English   español  

Browsing by Author Roca, Elisenda

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 20 of 67  next >
RightsPreviewIssue DateTitleAuthor(s)Type
closedAccessaccesoRestringido.pdf.jpg2010A bottom-up approach to the systematic design of LNAs using evolutionary optimizationSánchez-López, Carlos CSIC; Castro-López, R. CSIC ORCID; Roca, Elisenda CSIC ORCID; Fernández, Francisco V. CSIC ORCID; Gonzalez-Echevarria, R.; Esteban-Muller, J. CSIC; Lopez-Villegas, J. M.; Sieiro, J.; Vidal, Neuscomunicación de congreso
openAccessFinalVersion_Submitted_VLSI2018.pdf.jpgAug-2018A comparison of automated RF circuit design methodologies: online vs. offline passive component designPassos, F.; Roca, Elisenda CSIC ORCID; Castro-López, R. CSIC ORCID; Fernández, Francisco V. CSIC ORCIDartículo
openAccessMEE_DIGITAL_CSIC.pdf.jpg2019A detailed study of the gate/drain voltage dependence of RTN in bulk pMOS transistorsSaraza-Canflanca, P.; Martín-Martínez, Javier; Castro-López, R. CSIC ORCID; Roca, Elisenda CSIC ORCID; Rodríguez, R.; Nafria, Montserrat; Fernández, Francisco V. CSIC ORCIDartículo
closedAccessaccesoRestringido.pdf.jpg2009A focal plane processor for continuous-time 1-D optical correlation applicationsLiñán-Cembrano, G. CSIC ORCID ; Carranza-González, L. CSIC; Alexandre, B. CSIC; Roca, Elisenda CSIC ORCID; Rodríguez-Vázquez, Ángel CSIC ORCIDcomunicación de congreso
openAccess2010A FPP-oriented tone mapping technique for high dynamic range imagers using temporal and final exposure measurementsVargas-Sierra, S. CSIC ORCID; Liñán-Cembrano, G. CSIC ORCID ; Roca, Elisenda CSIC ORCID; Rodríguez-Vázquez, Ángel CSIC ORCIDcomunicación de congreso
closedAccessaccesoRestringido.pdf.jpg2009A memetic approach to the automatic design of high-performance analog integrated circuitsLiu, Bo; Fernández, Francisco V. CSIC ORCID; Gielen, Georges; Castro-López, R. CSIC ORCID; Roca, Elisenda CSIC ORCIDartículo
openAccess08599047.pdf.jpg2020A Multilevel Bottom-up Optimization Methodology for the Automated Synthesis of RF SystemsPassos, F.; Roca, Elisenda CSIC ORCID; Sieiro, Javier; Fiorelli, Rafaella; Castro-López, R. CSIC ORCID; López-Villegas, J.M.; Fernández, Francisco V. CSIC ORCIDartículo
closedAccessaccesoRestringido.pdf.jpg1999A programmable imager for very high speed cellular signal processingRoca, Elisenda CSIC ORCID; Espejo-Meana, S. CSIC; Domínguez-Castro, R. CSIC; Liñán-Cembrano, G. CSIC ORCID ; Rodríguez-Vázquez, Ángel CSIC ORCIDartículo
openAccessArticle_VLSI_1672_Complete.pdf.jpg2020A Robust and Automated Methodology for the Analysis of Time-Dependent Variability at Transistor LevelSaraza-Canflanca, P.; Díaz-Fortuny, J.; Castro-López, R. CSIC ORCID; Roca, Elisenda CSIC ORCID; Martín-Martínez, J.; Rodríguez, R.; Nafría, Montserrat; Fernández, Francisco V. CSIC ORCIDartículo
closedAccessaccesoRestringido.pdf.jpg1998A simplification before and during generation methodology for symbolic large-circuit analysisGuerra, Oscar CSIC; Rodriguez-Garcia, J. D.; Roca, Elisenda CSIC ORCID; Fernández, Francisco V. CSIC ORCID; Rodríguez-Vázquez, Ángel CSIC ORCIDcomunicación de congreso
closedAccessaccesoRestringido.pdf.jpg2017A size-adaptive time-step algorithm for accurate simulation of aging in analog ICsMartín-Lloret, P.; Toro-Frias, A. CSIC; Martín-Martínez, Javier; Castro-López, R. CSIC ORCID; Roca, Elisenda CSIC ORCID; Rodriguez, R.; Nafría, Montserrat; Fernández, Francisco V. CSIC ORCIDcomunicación de congreso
openAccessSSE_2019.pdf.jpg2019A smart noise- and RTN-removal method for parameter extraction of CMOS aging compact modelsDíaz-Fortuny, Javier; Martín-Martínez, Javier; Rodriguez, Rosana; Castro-López, R. CSIC ORCID; Roca, Elisenda CSIC ORCID; Fernández, Francisco V. CSIC ORCID; Nafria, Montserratartículo
openAccessSOCO_Passos_FINAL.pdf.jpg2019A two-step surrogate modeling strategy for single-objective and multi-objective optimization of radiofrequency circuitsPassos, F.; González-Echevarria, R.; Roca, Elisenda CSIC ORCID; Castro-López, R. CSIC ORCID; Fernández, Francisco V. CSIC ORCIDartículo
openAccessFINAL VERSION JSSC.pdf.jpgDec-2018A Versatile CMOS Transistor Array IC for the Statistical Characterization of Time-Zero Variability, RTN, BTI, and HCIDíaz-Fortuny, Javier; Martín-Martínez, Javier; Rodríguez, Rosana; Castro-López, R. CSIC ORCID; Roca, Elisenda CSIC ORCID; Aragonés, Xavier; Barajas, Enrique; Mateo, Diego; Fernández, Francisco V. CSIC ORCID; Nafria, Montserratartículo
closedAccessaccesoRestringido.pdf.jpg2013A Wideband Lumped-Element Model for Arbitrarily Shaped Integrated InductorsPassos, F.; Fino, M.H.; Roca, Elisenda CSIC ORCIDcomunicación de congreso
openAccessACE16K.pdf.jpg2004ACE16K: The Third Generation of Mixed-Signal SIMD-CNN ACE Chips Toward VSoCsRodríguez-Vázquez, Ángel CSIC ORCID; Liñán-Cembrano, G. CSIC ORCID ; Carranza-González, L. CSIC; Roca, Elisenda CSIC ORCID; Carmona-Galán, R. CSIC ORCID ; Jiménez-Garrido, Francisco; Domínguez-Castro, R. CSIC; Espejo-Meana, S. CSICartículo
openAccessaccurate error.pdf.jpg1999An accurate error control mechanism for simplification before generation algorithmsGuerra, Oscar CSIC; Rodriguez-Garcia, J. D.; Roca, Elisenda CSIC ORCID; Fernández, Francisco V. CSIC ORCID; Rodríguez-Vázquez, Ángel CSIC ORCIDcomunicación de congreso
openAccessREDUCED_SIZED.pdf.jpg2017An automated design methodology of RF circuits by using pareto-optimal fronts of EM-simulated inductorsGonzález-Echevarría, R.; Roca, Elisenda CSIC ORCID; Castro-López, R. CSIC ORCID; Fernández, Francisco V. CSIC ORCID; Sieiro, J.; López-Villegas, J. M.; Vidal, Neusartículo
closedAccessaccesoRestringido.pdf.jpg2012An automated layout-aware design flowToro-Frias, A. CSIC; Castro-López, R. CSIC ORCID; Roca, Elisenda CSIC ORCID; Fernández, Francisco V. CSIC ORCIDcomunicación de congreso
embargoedAccessAEUE_153496_final.pdf.jpg2020An Efficient Transformer Modeling Approach for mm-Wave Circuit DesignPassos, Fabio; Roca, Elisenda CSIC ORCID; Castro-López, R. CSIC ORCID; Fernández, Francisco V. CSIC ORCIDartículo