

A Fully Differential Monolithic 2.4GHz PA for IEEE 802.15.4 based on Efficiency Design Flow

Rafaella Fiorelli

Eduardo Peralías

IMSE-CNM CSIC-Univ. de Sevilla
Spain

Nicolás Barabino

Fernando Silveira

GME-Univ. de la República
Uruguay

Outline

1. Introduction
2. PA modeling
3. PA Efficiency design flow
4. Circuit Implementation
5. Measurements
6. Conclusions and future work.


Introduction

- An optimized class C PA suited for IEEE 802.15.4 is presented.
- Class C PAs support phase modulation.
- The design is being used to evaluate the Classes A-B-C PA design methodology [1].

[1] N. Barabino, R. Fiorelli, and F. Silveira, “Efficiency based design for fully-integrated class C RFpower amplifiers in nanometric CMOS” in *IEEE International Symposium on Circuits and Systems (ISCAS), 2010*.

PA modeling


Differential topology



$$R_s = 100\Omega$$

$$R_L = 100\Omega$$

Single-ended topology



PA design scheme

Zigbee Specs:


$P_{out} = 0\text{dBm}$
 $P_{harm}^{2nd} = -40\text{dBm}$
 $P_{harm}^{3rd} = -20\text{dBm}$
 OQPSK modulation
 Low power

SPECIFICATIONS

P_{out}
 $P_{harm}^{2nd}; P_{harm}^{3rd}$
 Efficiency η
 Power

BOUNDARY CONDITIONS

Max power to RL \rightarrow max
 voltage swing at V_D




Minimum L to reach the
 highest f_T


DESIGN FLOW

FINAL DESIGN

Transistor size (W)
 Output NW sizing
 (L_{out}, C 's)
 Biasing $\rightarrow V_G^{DC}$
 Max. Amplitude $\rightarrow V_G^{RF}$




PA design flow



(1) MOS model in DC:

$$\hat{i} = I_D / (W/L) \quad \text{vs} \quad (V_G, V_D)$$




(2) Inductor modeling with S-parameters: L_{ind} , Q , $R_p @ f_0$

(3) Output NW: (i) transfer power to RL
(ii) filter the harmonics
 $R_L \rightarrow R_{NW}$ (seen at the drain of MOS)

$$\begin{cases} P_{out} = \frac{V_{out}^2}{2R_L} \approx \frac{V_D^{RF^2}}{2R_{NW}} \\ v_D(t) = V_{DD} + V_D^{RF} \sin(\omega_0 t) \end{cases}$$



PA design flow

(4) Choose $(V_G^{DC}, V_G^{RF}) \rightarrow v_G(t) = V_G^{DC} + V_G^{RF} \sin(\omega t)$



(5) Main hypothesis: $\hat{i}(t)$ obtained with $\hat{i}(V_G, V_D)$, the DC normalized current of step (1)

By Fourier, $\hat{I}_{DC}, \hat{I}_1, \hat{I}_2$ and \hat{I}_3 are calculated.



PA design flow

(6) Calculate the efficiency of MOS: $\eta_{\text{MOS}} = \frac{P_{\text{NW}}}{P_{\text{DC}}} = \frac{I_1 V_D^{\text{RF}} / 2}{I_{\text{DC}} V_{\text{DD}}} = \frac{\hat{I}_1 V_D^{\text{RF}}}{2 \hat{I}_{\text{DC}} V_{\text{DD}}}$


(7) Calculate the misspent power of the output network and the total PA efficiency:

$$P_{\text{out}} = P_{\text{NW}} - P_{\text{miss}} = \frac{V_D^{\text{RF}^2}}{2R_{\text{NW}}} - \frac{V_D^{\text{RF}^2}}{2R_p} \rightarrow \eta_{\text{NW}} = \frac{P_{\text{out}}}{P_{\text{NW}}} = 1 - \frac{R_{\text{NW}}}{R_p} \rightarrow \eta = \eta_{\text{MOS}} \eta_{\text{NW}}$$


For P_{out} and L_{out} solve for: R_{NW} , P_{NW} and η . L_{out} provides the correct harmonic filtering.

(8) Calculate the transistor aspect ratio: $\frac{W}{L} = \frac{I_1}{\hat{I}_1} = \frac{2P_{\text{NW}} / V_D^{\text{RF}}}{\hat{I}_1}$

PA design flow (cont'd)



**MATLAB tool
design maps.**



Circuit Implementation

Summary of specifications

$P_{\text{out}} > 0 \text{ dBm}$	$R_L = 100\Omega$	$P_{\text{harm}}^{2\text{nd}} \leq -40\text{dBm}$
$V_D^{\text{RF}} = 0.6\text{V}$	$R_p > 1\text{k}\Omega$	$P_{\text{harm}}^{3\text{rd}} \leq -20\text{dBm}$
$V_{\text{DD}} = 0.65\text{V}$	$\eta > 35\%$	$\text{OP}_{1\text{dB}} \geq -10\text{dB}$



1.2V RF 90nm CMOS technology, 1P9M.

Minimum V_G supported by the technology limits us to select points with higher efficiency.

Final design point:

$$V_G^{\text{DC}} = 0.5\text{V}$$


$$V_G^{\text{RF}} = 0.4\text{V}$$



Circuit Implementation (cont'd)



Characteristic	Post-layout simulations
V_{DD} (V)	0.65
P_{DC} (mW)	3.16
η (%)	46.6
P_{out} (dBm)	1.9
G_{pow} (dB)	26
\hat{I}_{DC} (mA)	4.6
P_{harm}^{2nd} (dBc)	-67
P_{harm}^{3rd} (dBc)	-21

Circuit Implementation (cont'd)



Output voltage

$\bar{P}_{out} = 1.92\text{dBm}$



$\bar{\eta} = 46.7\%$

Montecarlo results for P_{out} and PA efficiency.

Comparison with other works

Ref	Techno (nm)	PA class	P_{out} (mW)	G_{pow} (dB)	PAE (%)	freq. (GHz)	FOM (W x GHz ²)
[2]	180	AB	2.2	8	14	2.4	1.45
[3]	350	Cascode + Class C	1	15	33	2.4	2.9
[4]	350	Class A + Class C	3.1	19	14	2.4	4.8
[5]	180	w/Folded Cascode	1	12	18.5	2.4	1.3
	90	Class C	1.5	25.7	46.5	2.445	10.7

[2] Khannur RFIC 2003

[3] Choi JSSC 2003

[4] Zito ICECS 2006

[5] Nguyen TMTT 2006

$$FoM = P_{out} \cdot G_{pow} \cdot PAE \cdot freq^2$$

(ITRS roadmap 2009 system drivers).

Conclusions

A compatible IEEE802.15.4 Class C PA design in 90nm CMOS is presented.

It is based on the “Design efficiency approach” presented in [1]

Post layout results and preliminary measurements show very good agreement with Matlab results.

Final design reaches interesting efficiency values and surpass the output power specification of the standard.

A Fully Differential Monolithic 2.4GHz PA for IEEE 802.15.4 based on Efficiency Design Flow

Rafaella Fiorelli
Eduardo Peralías

IMSE-CNM CSIC-Univ. de Sevilla
España

Nicolás Barabino
Fernando Silveira

GME-Univ. de la República
Uruguay

Contact: fiorelli@imse-cnm.csic.es