English   español  
Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/92591
COMPARTIR / IMPACTO:
Estadísticas
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

Título

A 1.5 ns OFF/ON switching-time voltage-mode lvds driver/receiver pair for asynchronous AER bit-serial chip grid links with up to 40 times event-rate dependent power savings

AutorZamarreño-Ramos, Carlos ; Kulkarni, R.; Silva-Martinez, J.; Serrano-Gotarredona, Teresa ; Linares-Barranco, Bernabé
Fecha de publicación2013
EditorInstitute of Electrical and Electronics Engineers
CitaciónIEEE Transactions on Biomedical Circuits and Systems 7(5): 722-731 (2013)
ResumenThis paper presents a low power fast ON/OFF switchable voltage mode implementation of a driver/receiver pair intended to be used in high speed bit-serial Low Voltage Differential Signaling (LVDS) Address Event Representation (AER) chip grids, where short (like 32-bit) sparse data packages are transmitted. Voltage-Mode drivers require intrinsically half the power of their Current-Mode counterparts and do not require Common-Mode Voltage Control. However, for fast ON/OFF switching a special high-speed voltage regulator is required which needs to be kept ON during data pauses, and hence its power consumption must be minimized, resulting in tight design constraints. A proof-of-concept chip test prototype has been designed and fabricated in low-cost standard 0.35 μ m CMOS. At 500 mV voltage swing with 500 Mbps serial bit rate and 32 bit events, current consumption scales from 15.9 mA (7.7 mA for the driver and 8.2 mA for the receiver) at 10 Mevent/s rate to 406 μ A ( 343 \,μ A for the driver and 62.5 μA for the receiver) for an event rate below 10 Kevent/s, therefore achieving a rate dependent power saving of up to 40 times, while keeping switching times at 1.5 ns. Maximum achievable event rate was 13.7 Meps at 638 Mbps serial bit rate. Additionally, differential voltage swing is tunable, thus allowing further power reductions. © 2007-2012 IEEE.
URIhttp://hdl.handle.net/10261/92591
DOI10.1109/TBCAS.2012.2232925
Identificadoresdoi: 10.1109/TBCAS.2012.2232925
issn: 1932-4545
e-issn: 1940-9990
Aparece en las colecciones: (IMSE-CNM) Artículos
Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
accesoRestringido.pdf15,38 kBAdobe PDFVista previa
Visualizar/Abrir
Mostrar el registro completo
 

Artículos relacionados:


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.