English   español  
Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/86405
COMPARTIR / IMPACTO:
Estadísticas
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

Título

Adaptive CMOS analog circuits for 4G mobile terminals-Review and state-of-the-art survey

AutorRosa, José M. de la ; Castro-López, R. ; Morgado, Alonso; Becerra-Alvarez, Edwin C.; Río, Rocío del; Fernández, Francisco V. ; Pérez-Verdú, Belén
Fecha de publicación2009
EditorElsevier
CitaciónMicroelectronics Journal 40(1): 156-176 (2009)
ResumenThe fourth-generation (4G) of cellular terminals will integrate the services provided by previous generations second-generation/third-generation (2G/3G) with other applications like global positioning system (GPS), digital video broadcasting (DVB) and wireless networks, covering metropolitan (IEEE 802.16), local (IEEE 802.11) and personal (IEEE 802.15) areas. This new generation of hand-held wireless devices, also named always-best-connected systems, will require low-power and low-cost multi-standard chips, capable of operating over different co-existing communication protocols, signal conditions, battery status, etc. Moreover, the efficient implementation of these chipsets will demand for reconfigurable radio frequency (RF) and mixed-signal circuits that can adapt to the large number of specifications with minimum power dissipation at the lowest cost. Nanometer CMOS processes are expected to be the base technologies to develop 4G systems, assuring mass production at low cost through increased integration levels and extensive use of digital signal processing. However, the integration in standard CMOS of increasingly complex analog/RF parts imposes a number of challenges and trade-offs that make their design critical. These challenges are addressed in this paper through a comprehensive revision of the state-of-the-art on transceiver architectures, building blocks and design trade-offs of reconfigurable and adaptive CMOS RF and mixed-signal circuits for emerging 4G systems. © 2008 Elsevier Ltd. All rights reserved.
URIhttp://hdl.handle.net/10261/86405
DOI10.1016/j.mejo.2008.07.001
Identificadoresdoi: 10.1016/j.mejo.2008.07.001
issn: 0026-2692
Aparece en las colecciones: (IMSE-CNM) Artículos
Ficheros en este ítem:
Fichero Descripción Tamaño Formato  
accesoRestringido.pdf15,38 kBAdobe PDFVista previa
Visualizar/Abrir
Mostrar el registro completo
 

Artículos relacionados:


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.