English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/85248
Share/Impact:
Statistics
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:
Title

High-performance edge-triggered flip-flops using weak-branch differential latch

AuthorsJiménez-Naharro, Raúl; Parra, P. ; Sanmartín, P.; Acosta, Antonio José
Issue Date2002
PublisherInstitute of Electrical and Electronics Engineers
CitationElectronics Letters 38(21): 1243-1244 (2002)
AbstractA new technique to build edge-triggered flip-flops based on the use of 'weak' transistors is presented. This technique can be applied to most CMOS differential latches with only some further design considerations. Despite of hardware costs, resulting flip-flops are very suited for high-performance and low-noise applications.
URIhttp://hdl.handle.net/10261/85248
DOI10.1049/el:20020864
Identifiersdoi: 10.1049/el:20020864
issn: 0013-5194
e-issn: 1350-911X
Appears in Collections:(IMSE-CNM) Artículos
Files in This Item:
File Description SizeFormat 
accesoRestringido.pdf15,38 kBAdobe PDFThumbnail
View/Open
Show full item record
Review this work
 

Related articles:


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.