English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/84936
Share/Impact:
Statistics
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

Title

S2I first-order incremental A/D converter

AuthorsYúfera, A. ; Rueda, Adoración
Issue Date1998
PublisherInstitute of Electrical and Electronics Engineers
CitationIEE Proceedings Circuits, Devices and Systems 145(2): 78-84 (1998)
AbstractAn incremental analogue-to-digital converter (ADC), designed as part of the signal-conditioning circuitry of a pressure sensor interface, is presented. For technological compatibility, the switched-current (SI) technique has been used, which does not need a double polysilicon CMOS process. To reduce the influence of the no-idealities of this technique, a conversion algorithm with digital correction has been chosen and circuit enhancements have been sought. A first 1 μm CMOS prototype has been tested in the laboratory, and a resolution up to 9 bits has been obtained for a 1 MHz clock. © IEE, 1998.
URIhttp://hdl.handle.net/10261/84936
DOI10.1049/ip-cds:19981730
Identifiersdoi: 10.1049/ip-cds:19981730
issn: 1350-2409
Appears in Collections:(IMSE-CNM) Artículos
Files in This Item:
File Description SizeFormat 
accesoRestringido.pdf15,38 kBAdobe PDFThumbnail
View/Open
Show full item record
Review this work
 

Related articles:


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.