Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/84936
COMPARTIR / EXPORTAR:
logo share SHARE logo core CORE BASE
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE

Invitar a revisión por pares abierta
Título

S2I first-order incremental A/D converter

AutorYúfera, Alberto CSIC ORCID; Rueda, Adoración CSIC ORCID
Fecha de publicación1998
EditorInstitute of Electrical and Electronics Engineers
CitaciónIEE Proceedings Circuits, Devices and Systems 145(2): 78-84 (1998)
ResumenAn incremental analogue-to-digital converter (ADC), designed as part of the signal-conditioning circuitry of a pressure sensor interface, is presented. For technological compatibility, the switched-current (SI) technique has been used, which does not need a double polysilicon CMOS process. To reduce the influence of the no-idealities of this technique, a conversion algorithm with digital correction has been chosen and circuit enhancements have been sought. A first 1 μm CMOS prototype has been tested in the laboratory, and a resolution up to 9 bits has been obtained for a 1 MHz clock. © IEE, 1998.
URIhttp://hdl.handle.net/10261/84936
DOI10.1049/ip-cds:19981730
Identificadoresdoi: 10.1049/ip-cds:19981730
issn: 1350-2409
Aparece en las colecciones: (IMSE-CNM) Artículos




Ficheros en este ítem:
Fichero Descripción Tamaño Formato
accesoRestringido.pdf15,38 kBAdobe PDFVista previa
Visualizar/Abrir
Mostrar el registro completo

CORE Recommender

SCOPUSTM   
Citations

4
checked on 20-abr-2024

WEB OF SCIENCETM
Citations

1
checked on 24-feb-2024

Page view(s)

302
checked on 24-abr-2024

Download(s)

100
checked on 24-abr-2024

Google ScholarTM

Check

Altmetric

Altmetric


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.