English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/84637
Share/Impact:
Statistics
logo share SHARE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:
Title

An improved differential pull-down network logic configuration for DPA resistant circuits

AuthorsCastro, Javier; Parra, P. ; Acosta, Antonio José
Issue Date2010
PublisherInstitute of Electrical and Electronics Engineers
CitationInternational Conference on Microelectronics (ICM): 311-314 (2010)
AbstractSide channel attacks (SCAs) exploit the fact that security IC physical implementation of a cryptographic algorithm can leak information of the secret key. One of the most important SCA is Differential Power Analysis (DPA), that uses the power consumption dependence with the data processed to reveal critical information. To protect security devices against this issue, differential logic styles with constant power dissipation have been widely used. However, the right use of such circuits for secure applications needs not only a fully symmetric structure, but also removing any memory effect that could leak information. We propose an improved memory-less fully symmetric Xor/Xnor pull-down logic configuration, to be used with any differential technique, for immediate application in crypto-graphic secure applications.
URIhttp://hdl.handle.net/10261/84637
DOI10.1109/ICM.2010.5696147
Identifiersdoi: 10.1109/ICM.2010.5696147
isbn: 978-1-61284-149-6
Appears in Collections:(IMSE-CNM) Libros y partes de libros
Files in This Item:
File Description SizeFormat 
accesoRestringido.pdf15,38 kBAdobe PDFThumbnail
View/Open
Show full item record
Review this work
 

Related articles:


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.