English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/84170
Share/Impact:
Statistics
logo share SHARE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:

Title

A 100kHz–10MHz BW, 78-to-52dB DR, 4.6-to-11mW flexible SC ΣΔ modulator in 1.2-V 90-nm CMOS

AuthorsMorgado, Alonso; Río, Rocío del; Rosa, José M. de la ; Bos, Lynn
Issue Date2010
PublisherInstitute of Electrical and Electronics Engineers
CitationProceedings of the ESSCIRC: 418-421 (2010)
AbstractThis paper presents an adaptive 1.2-V 90-nm CMOS cascade two-stage (2-2) SC ΣΔ modulator with 3-level quantization and unity signal transfer function in both stages. The chip reconfigures its loop filter order (either 2nd or 4th-order), clock frequency (from 40 to 240 MHz) and scales power according to the required specifications for different wireless standards, covering: GSM, Bluetooth, GPS, UMTS, DVB-H and WiMAX. Measurements feature a dynamic range of 78/70/71.5/66/62/52dB and a peak signal-to-(noise+distortion) ratio of 72.3/68.0/65.4/63.3 /59.1/48.7dB within 100kHz/500kHz/1MHz/2MHz/4MHz/10MHz, while consuming 4.6/5.35/6.2/8/8/11mW, respectively. These results show a competitive performance with the state-of-the-art multi-standard ΣΔ modulators, covering one of the widest regions in the DR-vs.-Bandwidth plane.
URIhttp://hdl.handle.net/10261/84170
DOI10.1109/ESSCIRC.2010.5619732
Identifiersdoi: 10.1109/ESSCIRC.2010.5619732
isbn: 978-1-4244-6662-7
Appears in Collections:(IMSE-CNM) Libros y partes de libros
Files in This Item:
File Description SizeFormat 
accesoRestringido.pdf15,38 kBAdobe PDFThumbnail
View/Open
Show full item record
Review this work
 


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.