English   español  
Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/61778
Share/Impact:
Statistics
logo share SHARE logo core CORE   Add this article to your Mendeley library MendeleyBASE

Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL
Exportar a otros formatos:
Title

Digital test for the extraction of integrator leakage in first- and second-order ΣΔ modulators

AuthorsLéger, G. ; Rueda, Adoración
Issue Date2004
PublisherInstitute of Electrical and Electronics Engineers
CitationIEE Proceedings Circuits, Devices and Systems 151(4): 349–358 (2004)
AbstractThis paper proposes a digital technique to evaluate the integrator leakage within 1st and 2nd order ΣΔ modulators. Integrator leakage is known to be related to the converter precision and belongs to the basic set of design specifications. The technique proposed here involves very few hardware, which makes it specially suitable for Built-In Self-Test (BIST) implementation. Moreover, the integrator leakage evaluation allows its digital correction in cascaded modulators.
DescriptionEl pdf del artículo es la versión post-print.
Publisher version (URL)http://dx.doi.org/10.1049/ip-cds:20040558(410)%20151
URIhttp://hdl.handle.net/10261/61778
DOI10.1049/ip-cds:20040558(410)151
ISSN1350-2409
Appears in Collections:(IMSE-CNM) Artículos
Files in This Item:
File Description SizeFormat 
IEEspec_postprint.pdf2,91 MBAdobe PDFThumbnail
View/Open
Show full item record
Review this work
 


WARNING: Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.