Please use this identifier to cite or link to this item: http://hdl.handle.net/10261/52639
Título : 1 V CMOS subthreshold log domain PDM
Autor : Serra-Graells, Francisco, Huertas-Díaz, J. L.
Fecha de publicación : 2003
Editor: Springer
Citación : Analog Integrated Circuits and Signal Processing 34(3): 183-187 (2003)
Resumen: A new CMOS circuit strategy for very low-voltage Pulse-Duration Modulators (PDM) is proposed. Optimization of voltage supply scaling below the sum of threshold voltages is based on Instantaneous Log Companding processing through the MOSFET operating in weak inversion. A 1 V VLSI PDM circuit for very low-voltage audio applications such as Hearing Aids is presented, showing good agreement between simulated and experimental data.
URI : http://hdl.handle.net/10261/52639
Identificadores: doi: 10.1023/A:1022545414777
issn: 0925-1030
Appears in Collections:(IMB-CNM) Artículos
(IMS-CNM) Artículos

Files in This Item:
File Description SizeFormat 
accesoRestringido.pdf15,38 kBAdobe PDFView/Open
Show full item record
 
CSIC SFX LinksSFX Query

Items in Digital.CSIC are protected by copyright, with all rights reserved, unless otherwise indicated.